Design and Implementation of a 16-Word by 1-Bit Register File Using Adiabatic Quantum Flux Parametron Logic

N. Tsujii ${ }^{1}$, C. L. Ayala ${ }^{2}$, N. Takeuchi ${ }^{2}$, T. Ortlepp ${ }^{3}$, Y. Yamanashi ${ }^{1}$, and N. Yoshikawa ${ }^{1}$<br>${ }^{1}$ Department of Electrical and Computer Engineering, Yokohama National University, Yokohama 240-8501, Japan<br>${ }^{2}$ Institute of Advanced Sciences, Yokohama National University, Yokohama 240-8501, Japan<br>${ }^{3}$ CiS Research Institute for Microsensor Systems GmbH, 99099 Erfurt, Germany<br>E-mail: tsuji-naoki-yz@ynu.jp


#### Abstract

We have been developing extremely energy-efficient microprocessors using the adiabatic quantum flux parametron (AQFP) logic. In this study, we designed and fabricated an AQFP register file, which is one of the key building blocks in the microprocessor. The 16word by 1-bit register file with dual output ports and a single input port was designed by using an AQFP cell library with a minimalist design. The circuit is composed of three decoders and feedback delay latches (D-latches), which are clocked by four-phase excitation currents. The circuits were fabricated using the AIST $10 \mathrm{kA} / \mathrm{cm}^{2} \mathrm{Nb}$ process. The total junction number and circuit area are 2544 and $3.1 \mathrm{~mm} \times 5.4 \mathrm{~mm}$, respectively. The estimated energy consumption is 18 aJ per clock cycle for 5 GHz operation. The latency is 1600 ps for 5 GHz operation. In the low-speed test, we confirmed the correct operations across 15 addresses.


Keywords (Index Terms)— Superconducting circuits, QFP, adiabatic logic, latch, register file.

