Synthesis Flow for Cell-Based Adiabatic Quantum-Flux-Parametron Structural Circuit Generation with HDL Backend Verification

<u>Qiuyun Xu</u>¹, Christopher L. Ayala², Naoki Takeuchi², Yuki Murai, Yuki Yamanashi¹, and Nobuyuki Yoshikawa¹

¹Department of Electrical and Computer Engineering, Yokohama National University, Yokohama 240-8501, Japan ²Institute of Advanced Science, Yokohama National University, Yokohama 240-8501, Japan

E-mail: <u>xu-qiuyun-bj@ynu.jp</u>

Abstract—Adiabatic quantum-flux-parametron (AQFP) is a very energy-efficient superconductor logic. In AQFP logic, dynamic energy dissipation can be drastically reduced due to adiabatic switching operations using ac excitation currents. During the past few years, AQFP logic family has been investigated and implemented. Experimental results prove the robustness of building large-scale integrated AQFP circuits. In this paper, an AQFP VLSI design flow is introduced and detailed with a 16-bit decoder as example circuit. By including logic synthesis and automatic routing tools, this AQFP VLSI design flow is capable of converting a high-level described system into physical fabrication. Analysis suggests that a reduction of more than 40% in circuit area and much higher design efficiency can be obtained, comparing to a previous manual design.

Keywords (Index Terms)— Superconducting integrated circuits, Josephson integrated circuits, HDL, AQFP logic, logic synthesis, EDA tools.

IEEE/CSC & ESAS SUPERCONDUCTIVITY NEWS FORUM (global edition), January 2017 (Preview 1). Received September 23, 2016; Selected November 16, 2016. Reference ST555; Category 4. Preprint of ASC 2016 manuscript 3EPo1C-05 submitted to *IEEE Trans. Appl. Supercond.* for possible publication. DOI: 10.1109/TASC.2017.2662017.