



July 28 – August 1, 2018, Riverside, CA

Superconducting computing: present status and perspectives

Nobuyuki Yoshikawa 1) Graduate School of Engineering 2) Institute of Advance Science Yokohama National University, Japan



ISEC 2019

List of Committees' Member for ISEC' 87 **Organizing Committee** Cheirman : T. Sogano (The University of Takyo) Secretary M. Sogahara (Yokohama National University) Extended Abstracts of Member : H. Abe (NEC) M. Fujimoto (NTT) K. Fujisawa (Osaka Institute of Technology) K. Harrannka (Mitsubishi Electric) 1987 INTERNATIONAL SUPERCONDUCTIVITY K. Hara (Chiba Institute of Technology) S. Hasoo (Fujitse) ELECTRONICS CONFERENCE (ISEC '87) T. Ibuita (Yokogawa Electric Corporation) F. Irie (Kinki University) T. Ishigara (Electrotechnical Laboratory) H. Ishii (Japan Oxygen) U. Kawabe (Hitachi) M. Miratani (Identisa Kosan) 5. Nakaya (OKI Electric Industry) H. Ogiwara (Toshiba) T. Obtsuka (Tohoku University) Y. Takahoshi (Shimmu) AUGUST 28-29, 1987 Steering Committee KENCHIKU-KAIKAN HALL T. Sugano (The University of Tokyo) Charmer 5-26-20 Shiba, Minato-ku Secretary, Treasurer : M. Sugahara (Yokohama National University) TOKYO, JAPAN Local Arrangements | M. Koyasagi (Electrotechnical Laboratory) M. Morisse (Saltarne University) Y. Wada (NEC) Publication : S. Hawro (Fuitsu) T. Hattanda (NTT) **Program Committee** Chairman - H. Hayakowa (Nagoya University) Secretary : S. Bosao (Fajibai) z 🕯 Member 1 H. Abe (NEC) T. Fajita (Hiroshima Universita) T. Goto (The University of Electro-Communications) K. Hamanaka (Mitsubithi Electric) T. Hattanda (NTT) T. Ibuka (Yokogawa Electric Corporation) K. Igarahr (NTT) Y. Igachi (The University of Tsukaba) U. Kawabo (Hituchi) T. Kobayashi (Osaka University) M. Kosasagi (Electrosechtical Laboratory) S. Kuriki (Hokkaido University) H. Ogiwara (Toshiba) SPONSORED BY H. Ohte The Institute of Physical Chemical Research). The Japan Society of Applied Physics G. Obya (Tohoku University) in corporation with Y. Okabe (The University of Tokyo). The IEEE Electron Devices Society S. Tokada (Electronechnical Laboratory) and Y. Takabashi (Shimazu) The Cryogenic Association of Japan T. Varisshito (The Technological University of Nagaoka) K. Yoshida (Kyushu University)

List of Committees' Member for ISEC' 87

Organizing Committee

Chairman	:	T. Sugano (The University of Tokyo)
Secretary	;	M. Sugahara (Yokohama National University)
Member	:	H. Abe (NEC)
		M. Fujimoto (NTT)
		K. Fujisawa (Osaka Institute of Technology)
		K. Hamanaka (Mitsubishi Electric)
		K. Hara (Chiba Institute of Technology)
		S. Hasuo (Fujitsu)
		T. Ibuka (Yokogawa Electric Corporation)
		F. Irie (Kinki University)
		T. Ishiguro (Electrotechnical Laboratory)
		H. Ishii (Japan Oxygen)
		U. Kawabe (Hitachi)
		M. Mizutani (Idemitsu Kosan)
		S. Nakaya (OKI Electric Industry)
		H. Ogiwara (Toshiba)
		T. Ohtsuka (Tohoku University)
		Y. Takahashi (Shimazu)

Overseas Committee

G. Albrecht (PTI Jena, GDR)

A. Barone (Institute of Cybernetics, Italy)

M.R. Beasley (Stanford University, U.S.A.)

G.B. Donaldson (University of Strathclyde, U.K.)

W.J. Gallagher (IBM Watson Research Center, U.S.A.)

C. Heiden (Gissen University, West Germany)

R.P. Huebener (Tubingen University, West Germany)

K.K. Likharev (Moscow State University, U.S.S.R.)

J.E. Mooij (Delft University of Technology, Netherlands)

J.C. Park (Korea Standards Research Institute, Korea)

N.F. Pedersen (The Technical University of Denmark, Denmark)

T. Van Duzer (University of California, U.S.A.)

P.H. Wu (Nanjing University, P.R. China)

SESSION-IX: Digital and Analog Circuits-II

S9-1	Technologies for Josephson Picosecond Signal Processor (Invited)
	S.M. Faris
	HYPRES Inc., U.S.A.
S9-2	Analog Signal Processing with Josephson Junctions: Analog to Digital Conversion (Invited) J.W. Spargo and R.R. Phyllips
	Hughes Aircraft Company, U.S.A.
S9-3	High-Speed A/D Converters and Shift Registers
	E. Fang, V. Nandakumar, D.A. Peterson, and T. Van Duzer
	University of California, U.S.A.
S9-4	A New Comparator for use in Ultra-High Speed Josephson A/D Converter
	T. Nakanishi and H. Yoshikiyo
	NTT, JAPAN

Institute of Advanced Sciences, YNU

Members in the research unit on "Extremely Energy-Efficient Processors"



Nobuyuki Yoshikawa, PI, IAS Professor Yuki Yamanashi, IAS Associate Professor Naoki Takeuchi, IAS Associate Professor Christopher Ayala, IAS Associate Professor Hideo Suzuki, IAS Researcher Olivia Chan, IAS Assistant Professor Yuxing He, IAS Assistant Professor



Institute of Advanced Sciences



Members in Overseas

Thomas Ortlepp, Distinguished professor, YNU CiS, Managing Director, Germany

Outlines of This Talk

- Background and motivation
- Past and present status of superconducting digital electronics
- Operation principles of AQFP circuits
- AQFP as a logic circuit
- Recent research activities on AQFP circuits
- Future directions
 - Josephson/CMOS hybrid memories
 - Reversible logic circuits
- Summary

Background

Estimated power consumption to realize an exa-scale computer

> 100 MW

~ \$million/100 MW per year

K computer (Japan)

Peak performance: 10.5 PFLOPS Power consumption: 12.6 MW



1st-ranked computers in recent TOP500



http://www.top500.org/

Low-Power Logic Devices is highly demanded.

Al is Power Hungry



https://www.nvidia.co m/en-us/titan/titan-xp/

Example of Semantic Segmentation



http://jamie.shotton.org/work/research.html

input size: 513 x 513 Flops: 346 GFLOPS

https://github.com/albanie/convnet-burden
YNU YOKOHAMA National University

Energy Efficiency of CMOS Chips

Energy efficiency of CMOS chips for different CMOS nodes and die sizes

 $f_{\rm chip} = 1 \,\,{\rm GHz}$

10



Normalized to 25 mm² chip fabricated with 45 nm CMOS

A. Fuchs and D. Wentzlaff, "The Accelerator Wall: Limits of Chip-Specialization," *the 25th IEEE International Symposium on High-Performance Computer Architecture (HPCA '19)*, 2019.

Single-Flux-Quantum (SFQ) Circuits

SFQ circuits



Switching energy

$$E = \Phi_0 I_c \sim 10^{-19} \text{ J}$$

CMOS circuits



Switching energy

$$E = QV_{\rm DD} \sim 10^{-16} \, {\rm J}$$

YNU YOKOHAMA National University

Comparison of Energy-Delay Product



IRDS

(International Roadmap for Device and Systems)



YNU YOKOHAMA National University

Available at https://irds.ieee.org/editions/2018



- Pulse height ~ 400 μV
- Pulse width ~ 3 ps
- Power ~ nW/gate

K. K. Likharev, V. K. Semenov, *IEEE Trans. Appl. Supercond.* 1, 3–28 (1991).



T Flip-flop operating at up to 770 GHz.

W. Chen *et al.*, *IEEE Trans. Appl. Supercond.* 9, 3212–3215 (1999).



256-b shift register operating at 12 GHz O. Mukhanov *et al., IEEE Trans. Appl. Supercond 3,* 2578-2581 (1993).

YNU YOKOHAMA National University

Power Consumption in RSFQ Logic



YNU YOKOHAMA National University

Energy-Efficient SFQ Circuits



Comparison of Energy-Delay Product



Two Options in SC Digital Electronics

SFQ Logic

 R_{b}

- Extremely high throughput
 - 50 GHz ~ 100 GHz frequency
 - RSFQ, ERSFQ, LVSFQ, RQL

Adiabatic QFP Logic

- Extremely high energy efficiency
 - 1~10 zJ/operation



Combination of these two logic circuits brings about highperformance digital systems.

56-GHz Demonstration of Gate-Level-Pipelined, Bit-Parallel ALU



7348 junctions, 3.93 × 2.07 mm²



S. Nagasawa et al. IEICE Trans. Electron. E97-C (2014) 132-140.



M. Tanaka et al. ISLPED 2017 Design Contest Honorable Mention Award, Taipei

NAGOYA UNIVERSITY

Outlines of This Talk

- Background and motivation
- Past and present status of superconducting digital electronics
- Operation principles of AQFP circuits
- AQFP as a logic circuit
- Recent research activities on AQFP circuits
- Future directions
 - Josephson/CMOS hybrid memories
 - Reversible logic circuits
- Summary

Energy Potential of RSFQ Circuits



YNU YOKOHAMA National University

Energy Potential of RSFQ Circuits



Adiabatic operation of the system is required for energy-efficient computing.

YNU YOKOHAMA National University

Quantum Flux Parametron (QFP)



Fig. 1. The basic model of a simple QFP. It consists of two rf-SQUID's which share the same inductive load L.



Fig. 2. The normalized Hamiltonian of the basic model shown in Fig. 1. With increasing the activation, bistable states appear. It is possible to choose either stable state by applying a small input.

E. Goto, Proc. 1st RIKEN Symp. Josephson Electronics, pp. 48-51 (1984).

M. Hosoya et al., IEEE Trans. Appl. Supercond. 1, 77–89 (1991).

Operation Principle of Quantum Flux Parametron (QFP)



E. Goto, Pros. 1st RIKEN Symp. Josephson Electronics, 1984. YNU YOKOHAMA National University

Potential Energy of QFP



M. Hosoya et al, *IEEE Trans. Appl. Supercond.* vol. 1, 1991, pp. 77 – 89. YNU YOKOHAMA National University

QFP in Nonadiabatic and Adiabatic Modes



Evolution of Junction Phase



Bit Energy vs. Clock Period of AQFP



→ 1/1000 of RSFQ

Robust AQFP Design



 $L_{\text{in},n} = L_{\text{q},n}$, $k_{\text{q}} = 0.3$, $l_{\text{in1}} = 0.1 l_{\text{c}}$ and the rise time is 100 ps.

 $L_{\text{in},n} = L_{\text{q},n}$, $k_{\text{q}} = 0.3$, $I_{\text{in1}} = 0.1 I_{\text{c}}$ and the rise time is 100 ps.

N. Takeuchi, et. al., IEEE TAS., 23 (2013) 1700304

YNU YOKOHAMA National University

Energy Consumption of AQFP

Bit Energy

$$E_{bit} = 2I_c \Phi_0 \frac{\tau_{sw}}{\tau_{rf}}$$

Intrinsic switching time

$$\tau_{sw} \approx \frac{\Phi_0}{I_c R} = \sqrt{\frac{2\pi \Phi_0 C}{\beta_c I_c}}$$

• $\tau_{\rm rf}$: Rising/falling time of clock



N. Takeuchi, et. al., APL., 103, 052602 (2013).

- β_c : McCumber parameter
 - $\beta_c \sim$ 1: critical damping
 - β_c > 1: under damping



YNU YOKOHAMA National University

Energy Consumption of AQFP



N. Takeuchi, et. al., APL., 103, 052602 (2013).

YNU YOKOHAMA National University

Bit-Error-Rate (BER) of the AQFP at Finite Temperatures



N. Takeuchi, et. al., IEEE TAS., 23, 1700304 (2013).

YNU YOKOHAMA National University

Outlines of This Talk

- Background and motivation
- Past and present status of superconducting digital electronics
- Operation principles of AQFP circuits
- AQFP as a logic circuit
- Recent research activities on AQFP circuits
- Future directions
 - Josephson/CMOS hybrid memories
 - Reversible logic circuits
- Summary

Important Metrics as a Logic Circuit

- Gain/signal reproducibility
- Functionality
- Speed
- Energy consumption
- Driving ability
- Connectability
- Robustness
- Density

Signal Propagation in AQFP Array



Takeuchi et al., Phys. Rev. Appl. 4, 034007 (2015).

Gain

Current gain of AQFP is considerably large.

Current gain vs. input current at T = 0K



N. Takeuchi, et. al., SUST, 26, 035010 (2013).

If we assume $\delta I_{in} \sim 1 \ \mu A$, and $I_c = 50 \ \mu A$, the current gain is given by $I_c / \delta I_{in} \sim 50$. δI_{in} : input thermal noise

cf. In RSFQ circuits with
$$I_{in} \sim 20 \ \mu A$$
, $I_c = 100 \ \mu A$, the current gain is ~ 5.

Functionality

- NOT gate is cost free.
- Majority gate is a basic logic gate.

NOT gate is made by using a transformer with negative coupling.



K. Inoue, et al. IEEE Trans. Appl. Supercond., 23, 1301105 (2013).

Majority gate is made by connecting three buffer in parallel.



x = MAJ(a, b, c) = ab + bc + ac

YNU YOKOHAMA National University



- AQFP is driven by multi-phase clocks. (4-phase is typically used.)
- Target clock frequency is 5 GHz.
- Double excitation method can increases the clock frequency [1].
- Latency is improved by increasing the number of phase.



Clocking of AQFP gates

[1] K. Fang et al., J. Appl. Phys., **121**, 143901 (2017).

YNU YOKOHAMA National University

- The static energy consumption is zero, the dynamic energy consumption is proportional to the clock frequency.
- The energy consumption is reduced by using high- J_c and high- β_c junctions.



Bit energy:

$$E_{bit} = 2I_c \Phi_0 \frac{\tau_{sw}}{\tau_{rf}}$$

Intrinsic switching time:

$$\tau_{sw} \approx \frac{\Phi_0}{I_c R} = \sqrt{\frac{2\pi \Phi_0 c}{\beta_c j_c}}$$

YNU YOKOHAMA National University

Driving Ability

Fan-out of AQFP gate is relatively large (~ 4).





1:4 splitter



cf. optimal fan-out of CMOS is 3 ~ 4.



AIST Nb Josephson standard process (STP2) was used.

YNU YOKOHAMA National University

Connectability

- The output current of AQFP gate decreases with increase of interconnect inductance, which limits the wire length.
- L_{max} ~ 1 mm.







Testing of maximum wiring length

N. Takeuchi et al., J. Appl. Phys. 117, 173912 (2015). YNU YOKOHAMA National University

Robustness





N. Takeuchi et al., J. Appl. Phys. 117, 173912 (2015). YNU YOKOHAMA National University

Demonstrated 84k-Junction AQFP buffer array

	JEAC JEAC JEAC	

- AQFP is robust because
 - The operation is based on differential pairs of junctions and inductances.
 - The critical current of all junctions is the same.

Area	$6.68 \times 6.23 \text{ mm}^2$			
Bias Current	3.60 mA			
JJ number	83736			



AIST 10 kA/cm² high-speed standard process (HSTP) was used.

Density





AQFP Cell Library for the MIT LL 8-Metal Layer Process

Schematic of an AQFP buffer





Layouts of an AQFP buffer



15 μm x 20 μm MIT LL process (SFQ5ee)

 AQFP and an output transformer can be overlapped by using the MIT LL multilayer process.

Supported by IARPA, SuperTools project

YNU YOKOHAMA National University

Design Methodology

 Logic cells can be designed by placing four building blocks: Buffer, NOT, Constant, Branch



N. Takeuchi et al., J. Appl. Phys. 117, 173912 (2015).

YNU YOKOHAMA National University

Layout of Basic Cells

 Symmetric design prevents the parasitic coupling between the excitation and output inductance



Building block cells

Majority cell



N. Takeuchi et al., J. Appl. Phys. 117, 173912 (2015).

YNU YOKOHAMA National University

47

AQFP Logic Design



- Logic cells are placed together like Lego blocks
- Logic gates grouped by phase & data flow



AQFP design flow

HDL-Modeling of AQFP Logic

HDL-modeling of AQFP Majority gate



An AQFP majority gate is modeled by a combinational logic with a larch.

Q. Xu et al., IEEE TAS, 26, 1–5 (2016). Q. Xu, *et al.*, IEEE TAS., **27**, 1301905 (2017).

Waveform of AQFP majority gate

Analog simulation results



Digital simulation results



EDA Tools for Top-Down Design



AQFP Circuits Fabricated by Top-Down Design Flow

4-bit shifter 12-bit instruction 16-bit carry lookdecoder ahead adder

8-bit shifter

51



7100 JJ

Fabricated by AIST HSTP Y. T.

Y. Murai *et al.*, IEEE TAS. 27, 1–9 (2017). T. Tanaka *et al.*, IEEE TAS 29,1-6 (2019).

Measurement of Energy Consumption of AQFP Circuits at 5 GHz





Power consumption measurements



Delay-line Clocking for Short Latency

Phase-to-phase clock delay shorten by delay line



4-GHz test result of AQFP buffer array with latency of 10 ps



Directly Coupled AQFP Logic



Transformer was removed to decrease the cell size.
Good for scaling down the device size in the future

Fabricated by AIST HSTP

Takeuchi et al., submitted to Phys. Rev. Appl.,

Development of 3D AQFP ICs

Double Gate Process (DGP)







The circuit area was reduced by 44%.

Fabricated by AIST DGP



T. Ando *et al.*, SUST 30 (2017) 075003. **YNU** YOKOHAMA National University

Outlines of This Talk

- Background and motivation
- Past and present status of superconducting digital electronics
- Operation principles of AQFP circuits
- AQFP as a logic circuit
- Recent research activities on AQFP circuits
- Future directions
 - Josephson/CMOS hybrid memories
 - Reversible logic circuits
- Summary

Future Directions

Memories

- Josephson-CMOS hybrid memories
- Magnetic memories
- More energy efficient logic
 - Reversible QFP (RQFP) circuits.
- Other applications
 - Control and readout circuits for Quantum computers
 - Read out circuits for superconducting sensor arrays

Josephson/CMOS Hybrid Memory

Concept of hybrid Josephson-CMOS RAM



[1] Ghoshal et al., IEEE TAS, 3, 2316, 1993.

64-kb Cryo-CMOS RAM



180 nm CMOS and 2.5 kA/cm² JJ processes

[2] G. Konno et al., IEEE TAS, 27, 1300607, 2017.

Successful demonstration of SFQ processor with a cryo-CMOS memory:

Y. Hironaka et al., ISEC 2019, Riverside.

AQFP-CMOS Hybrid FPGA



- CMOS memory is used as a rewritable ROM.
- Power consumption of CMOS is reduced by decreasing VDD.

Y. Okuma *et al.*, submitted to IEEE TAS.

Supply voltage V RDD [mV]

 $V_{\rm RDD} \, [{
m mV}]$

Issues in Josephson/CMOS Hybrid systems

- CMOS devices consume a lot of power.
 - 10⁵ times larger than AQFP
 - Use of low V_{TH} process
 - Use of adiabatic decoder
 - Use of new amplifier (nTron)



Connection between Josephson and CMOS devices.

- Use of flip chip bonding : ~100 pads/1 mm²
- Use of monolithic Josephson/CMOS fabrication process

YNU YOKOHAMA National University

Flip-chip Bonding/ Monolithic Process

Hybrid integration of AQFP and nTron chips



Curtesy of Prof. Ortlepp and Prof. Berggren.

T. Ortlepp et al., ISEC2019, Riverside.

Monolithic integration of AQFP and CMOS circuits



CMOS circuits on a large wafer

YNU YOKOHAMA National University

Landauer's Principle

Thermodynamic entropy = Information entropy

101100010100110

- Equivalence between thermodynamic entropy and information entropy
- For computation reducing the information entropy, the minimum bit energy, $E_{bit} = k_B T \ln 2$, is consumed.
- For computation conserving the information entropy, there is no minimum limit of bit energy in computation.

R. Landauer, *IBM Journal of Research and Development* 5, 183 (1961).C. H. Bennett, *IBM Journal of Research and Development* 17, 525 (1973).

Reversible Computing

- The entropy is conserved during computation.
- Logical reversibility is required.

```
Physical reversibility, bi-
directionality is also required.
```



E. Fredkin and T. Toffoli, *Int. J. Theor. Phys.* **21**, 219-253 (1982).





	Input		Output		
С	р	q	Х	у	Z
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	1
0	1	1	0	1	1
1	0	0	1	0	0
1	0	1	1	0	1
1	1	0	1	1	0
1	1	1	1	1	1

Reversible AQFP (RQFP)

Reversible majority QFP gate



A logically and physically reversible gate can be achieved by using AQFP gates.

N. Takeuchi, et. al., Scientific Reports 4, 6354 (2014).

Reversible majority QFP gate



Reversible AQFP Adder

Schematic of 1b full adder



RQFP register file, see Yamae et al. ISEC 2019, Riverside.

Energy dissipation of 1b full adder



T. Yamae *et al.*, SUST, 32, 035005 (2019).



- Two outstanding features of superconducting logic circuits:
 - High-speed SFQ logic circuits
 - Energy-efficient AQFP logic circuits
- Memories are key devices for digital applications.
 - Hybrid Josephson-MOS memory has its potential.
- More energy-efficient logic circuit is possible by using RQFP.