

> 12th European Conference on Applied Superconductivity, EUCAS 2015 6 - 10 September 2015, Lyon, France

Advanced Fabrication Processes for Superconducting Very Large Scale Integrated Circuits

Sergey K. Tolpygo

Quantum Information and Nanosystems Technology Group

Lincoln Laboratory, Massachusetts Institute of Technology, Lexington, MA 02420

This work was sponsored by the IARPA under Air Force Contract FA872105C0002.

Opinions, interpretations, conclusions, and recommendations are those of the author, and not necessarily endorsed by the United States Government.





Co-Authors



Vlad Bolkhovsky



Terry Weir



Dan Oates



Lenny Johnson



Alexander Wynn



Mark Gouker





Outline

- Introduction
 - MIT-LL Fab description
 - SFQ fabrication process nodes and the roadmap
- SFQ4ee process characterization and highlights
 - Photolithography and junctions
 - Circuit inductors
 - Process benchmarking circuits: AC-biased shift registers
- SFQ5ee process highlights: linewidth reduction to 0.35 μm
 - High sheet resistance layer
 - Second resistive layer: sandwich-type interlayer resistors
 - High-kinetic inductance layer (9th superconducting layer)
- Conclusion



Introduction

- 55 years since the invention of semiconductor integrated circuits
- 30 years since RSFQ logic proposal for superconducting circuits



- Exponential growth of CMOS circuits (Moore's law) to ~
 50B transistors per chip (VLSI and ULSI)
- Medium-to-Large scale SFQ circuits, <~ 10⁵ JJs
- Moore's law is not a law of physics rather a reflection of capital growth in a market-driven economy
- There has been no market for superconducting circuits
- Government-funded programs are a substitute for the market
- Old rules of the game: Circuit speed (SFQ beats CMOS)

Nothing can grow exponentially forever



- <u>New rules of the game</u>: Energy efficiency instead of clock speed
- RSFQ was eliminated from the competition by this new market trend
- New SFQ branches have emerged: RQL, ERSFQ, eSFQ, adiabatic QFP, reversible...



IARPA Cryogenic Computing Complexity (C3) Program



- MIT Lincoln Laboratory (MIT-LL) was selected to serve as a Government Furnished Foundry for superconductor electronics for IARPA C3 Program
- MIT-LL is developing and maintaining several fabrication processes for SFQ-based superconducting circuits
- Circuits are designed by selected teams (IBM, NG, etc.) and fabricated at MIT-LL

Superconducting computer to be developed by Y5 of the program



Metric Goal Clock rate for 10 GHz superconducting logic **10**¹³ Throughput (bit-op/s) Efficiency @ 4 K (bit-op/J) **10**¹⁵ CPU count 1 Word size (bit) 64 Parallel Accelerator count 2 2²⁸ Main Memory (B) Input/Output (bit/s) 10^{9}

Notional Superconducting Computer System Diagram

Superconducting Computer Metrics and Goals



Invited presentation 2A-E-O1 given at EUCAS 2015; Lyon, France, September 6 – 10, 2015. Submitted to IEEE Trans. Appl. Supercond., now accessible at: http://arxiv.org/abs/1509.05081.

IEEE/CSC & ESAS SUPERCONDUCTIVITY NEWS FORUM (global edition), October 2015.

- Classification
 - Total: 6400 m² (Class-10: 740 m²; Class-100: 910 m²)
- Production-class 90-nm CMOS, 200-mm tool set
 - Cluster metallization (sputter, MBE, CVD), etch, CMP, ...
 - Advanced lithography: i-line, 248-nm, 193-nm, e-beam
 - Full SPC, electronic traveler, area engineers, technicians
 - Three-shift operation (24x5) from 01/2015
 - ~10,000 wafer starts per year
- Superconductor electronics (SFQ) fabrication
 - 200-mm tool set
 - Deep submicron junctions and wiring features
 - Dedicated metal and dielectric deposition tools
 - Dedicated metal and dielectric etch tools
 - Dedicated CMP tool
 - 248-nm and 193-nm photolithography tools (shared)
 - Metrology and defect inspection tools (shared)
 - Superconducting multichip module fabrication

Microelectronics Laboratory





- Room-temperature testing
 - Three semi-automatic wafer probers
 - Switch matrix and test equipment
 - Automation software
 - 3,000 test structures per PCM
 - 9 PCM chips per wafer

Cryogenic testing

- 14-chip He immersion probes
- 5-mm die attached to PCB and wired with automatic wirebonder
- Switch matrix and test equipment
- Automation software
- Dilution refrigerator with 40-cm samples space for mK testing
- CryoCMOS-enabled cryogenic switching

Room Temperature Automatic Prober



⁴He 14-chip Immersion Probe





Wafermaps from 4.2 K and 300 K Measurements



- 22 mm x 22 mm reticle size (exposure field)
- 45 full exposure fields per wafer
- 9 Process Control Monitor (PCM) sites per wafer



- 16 PCM chips (5 mm x 5 mm) per location
- 3,000 test structures on 16 chips
- 540 "customer" chips per wafer
- 8 wafers per lot (fab run)



MIT-LL SFQ Process Nodes



- "ee" denotes that the process is tuned for energy efficient circuits
- "hs" denotes the processes for high-speed circuits
- "8-Nb" denotes process nodes with 8 niobium superconducting layers
- "8-Nb + 1" denotes nodes with 9 superconducting layers: 8 Nb + 1 High Kinetic Inductance Layer (HKIL)



 \sum

IEEE/CSC & ESAS SUPERCONDUCTIVITY NEWS FORUM (global edition), October 2015. Invited presentation 2A-E-O1 given at EUCAS 2015; Lyon, France, September 6 – 10, 2015. Submitted to *IEEE Trans. Appl. Supercond.*, now accessible at: http://arxiv.org/abs/1509.05081.

MIT-LL SFQ Technology Roadmap

Fabrication Process Attribute		Units	✓ ✓ Process Node						
			SFQ3ee	SFQ4ee	SFQ5ee	SFQ6ee	SFQ7ee	SFQ8ee	
Junction critical current density		μ Α/ μm²	100	100	100	100	100	100	
JJ diameter (surround)		nm	700 (500)	700 (500)	700 <mark>(300)</mark>	700 (300)	500 (200)	500 (200)	
Nb metal layers		-	4	8	8	10	10	10	
Line width (space)	Critical layers	nm	500 (1000)	500 <mark>(700)</mark>	350 (500)	350 (500)	250 (300)	180 (220)	
	Other layers	nm			500 (700)	500 (700)	350 (500)	250 (300)	
Metal thickness		nm	200	200	200	200	200	150	
Dielectric thickness		nm	200	200	200	200	200	180	
Resistor width (space)		nm	1000 (2000)	500 (700)	500 (700)	500 (700)	500 (500)	350 (350)	
Shunt resistor value		Ω/sq	2	2	2 or 6	2 or 6	2 or 6	2 or 6	
m Ω resistor		mΩ	-	-	3 - 10	3 - 10	3 - 10	3 - 10	
High kinetic inductance layer		pH/sq	-	-	8	8	8	8	
Via diameter (surround)		nm	700 (500)	700 <mark>(350)</mark>	<mark>500</mark> (350)	500 (350)	350 (250)	350 <mark>(200)</mark>	
Via type, stacking		-	Etched, Staggered	Etched, Stacked \2/	Etched, Stacked \2/	Etched, Stacked \2/	Stud, Stacked	Stud, Stacked	
Access availability		-	2013-01	2014-01	2015-09	2016-03	2016-09	2017-09	

Color change indicates changes from the previous process node







Process for 4-Metal-Layer Superconducting MCM



- Dielectric thicknesses chosen to facilitate impedance targets:
 - 50 Ω for 'clock' lines
 - 15 20 Ω for 'data' lines
- Indium bumps: 8-15 μ m diameter on 35 μ m pitch
- Up to 6.10⁴ bumps per chip in flip-chip MCMs demonstrated
- 32 mm x 32 mm MCM size (up to 5 cm by 5 cm possible), i-line photolithography



Outline

- Introduction
 - MIT-LL Fab description
 - SFQ fabrication process nodes and the roadmap
- SFQ4ee process characterization and highlights
 - Photolithography and junctions
 - Circuit inductors
 - Process benchmarking circuits: AC-biased shift registers
- SFQ5ee process highlights: linewidth reduction to 0.35 μm
 - High sheet resistance layer
 - Second resistive layer: sandwich-type interlayer resistors
 - High-kinetic inductance layer (9th superconducting layer)
- Conclusion



Process Features

- Wafer size: 200 mm
- JJ technology: Nb/Al-AlO_x/Nb
- *J*_c: 10 kA/cm² (100 μA/μm²) baseline
- Number of Nb layers: 8
- Min JJ size: 700 nm
- Min wiring size: 350 nm
- Min spacing: 500 nm
- Full planarization of all layers by CMP
- Fab cycle time: 2.5 months, 8 wafers

• Mask releases 2014: 3

- Mask releases 2015: 4 + 4 more planned
- Integration scale demonstrated:
 - RQL shift registers with 72,300+ JJs per chip (with Northrop Grumman)
 - AC-biased SFQ shift registers with
 65,000+ JJs per circuit (with V. Semenov, SBU)
 - AC-biased SFQ shift registers with 144,000+ JJs per circuit fabricated and under test



Wiring Processing Module

- 1. Deposition (sputtering) of Nb layer M0
- 2. Photolithography
- 3. Metal dry etching
- 4. ILD SiO₂ deposition and CMP
- 5. ILD Photolithography
- 6. Contact hole (Dielectric) etch
- 7. Deposition of Nb layer M1



- AMAT etch cluster
- Novellus, PECVD of SiO₂
- AMAT CMP tool
- Mattson
- Wet
- AMAT etch cluster
- TEL-ACT12
- Canon FPA-3000 EX4
- AMAT PVD cluster



Building Bottom Wiring Layers

Now we are ready to proceed to creating active devices - Josephson junctions



- 1. Deposition (sputtering) of Nb layer M0
- 2. Photolithography
- 3. Metal dry etching
- 4. ILD SiO₂ deposition and CMP
- 5. ILD Photolithography
- 6. Contact hole (Dielectric) etch
- 7. Deposition of Nb layer M1
- 8. Patterning of layer M1
- 9. SiO₂ deposition and CMP, layer I1
- 10. Patterning layer I1
- 11. Deposition and pattering of Nb layer M2
- 12. Deposition and planarization of layer I2
- 13. Patterning layer I2
- 14. Deposition and patterning of Nb layer M3
- 15. Deposition, planarization, and pattering of SiO₂ layer I3
- 16. Deposition and pattering of Nb layer M4
- 17. Deposition, planarization, and pattering of SiO₂ layer I4



"Front-end Processing:" Josephson Junctions

Josephson junctions have been defined; Base electrode, layer M5, serves as bottom wire



- 18. Deposition of JJ base electrode, Nb layer M5
- 19. *In-situ* deposition of AI barrier layer
- 20. *In-situ* thermal oxidation of AI to form ~ 1-nm layer of AIOx
- 21. In-situ deposition of Nb counter electrode. JJ trilayer Nb/AI-AIOx/Nb is formed
- 22. JJ photolithography
- 23. Etching counter electrode of JJs. This defines JJ area.



- 25. Passivation using anodic oxidation
- 26. Patterning JJ's base electrode, M5
- 27. SiO₂ deposition and CMP to the JJ level





"Back-end Processing:" Resistive Shunt and Top Wiring Layers

And after ~ 430 opsets and ~ 2.5 months of work, our wafer processing is done



- 28. Deposition and pattering of molybdenum resistor layer, R5
- 29. SiO₂ dielectric deposition
- 30. Etching contacts to resistors and JJs
- 31. Deposition and pattering of top Nb wiring layer M6
- 32. Deposition, planarization, and pattering SiO₂ layer I6
- 33. Deposition and pattering of Nb sky plane, layer M7
- 34. Deposition, and pattering of chip passivation SiO₂ layer
- 35. Deposition and pattering of chips contact pads (Ti/Pt/Au)



Invited presentation 2A-E-O1 given at EUCAS 2015; Lyon, France, September 6 – 10, 2015. Submitted to IEEE Trans. Appl. Supercond., now accessible at: http://arxiv.org/abs/1509.05081. 8-Metal-Layer Process Cross Sections

IEEE/CSC & ESAS SUPERCONDUCTIVITY NEWS FORUM (global edition), October 2015.



DF-4800 5.0kV 2.9mm x10.0k SE(U) 10/14/2013





E0DHW158 500nm

Nb

45 nm

500-nm JJ

CE

462 nm

BE

54 nm

SiO2

Nb



Photolithoraphy

- Key to VLSI and low parameter spreads, and high yield is photolithography
- Main challenge: accurate area definition of JJs of very different sizes (CD) in a manner preserving the proper relation between their I_cs
- For a single circular object (JJ), there is no theoretical resolution limit
- The practical resolution limit, *d*_c is set by the photoresist and the need to print correctly all different sizes Photor

$$d_c = \frac{2\lambda}{\pi NA} (1 - \sqrt{I_{th}})^{1/2}$$

 λ – exposure wavelength (248 nm or 193 nm), NA – numerical aperture, I_{th} – photoresist exposure threshold intensity





Photolithography cut-off $d_c \sim 180$ nm (248-nm tool) and ~ 110 nm (193-nm tool)

Etched Nb 250 nm lines / 250 nm space

 Theoretical resolution limit exists for the minimum pitch of periodic structures (line + space)

$$p_{min} = \frac{\lambda}{NA(1+\sigma)}$$

*p*_{min} ~ 250 nm for 248-nm stepper and about 150 nm for 193-nm scanner



JJ Photolithography



• Near the cut-off, the size of the image d_w is a highly nonlinear function of the drawn (mask) size d

$$d_w = (d^2 - d_c^2)^{\frac{1}{2}} + b$$



The minimum printable size $d_c \approx 250$ nm for 248-nm and about 150 nm for our 193-nm photolithography

• JJ area fluctuations are strongly enhanced near the photolithography cut-off size:



LINCOLN LABORATORY MASSACHUSETTS INSTITUTE OF TECHNOLOGY

23 8 September 2015 SKT S.K. Tolpygo et al., IEEE Trans. Appl. Supercond. (2015)



Inductance of Circuit Features

- Extended inductance measurements down to 200 nm linewidth
- Extended measurements to mutual inductance between striplines and microstrips as a function of separation down to 250 nm to assess prospect for circuits densification and for transformers
- Measured inductance of etched staggered vias for SFQ4ee and SFQ5ee nodes





The same circuit utilized to measure self inductance and mutual inductance

Two M4_M6_M7 coupled striplines

 \bigotimes

8 September 2015

SKT

IEEE/CSC & ESAS SUPERCONDUCTIVITY NEWS FORUM (global edition), October 2015. Invited presentation 2A-E-O1 given at EUCAS 2015; Lyon, France, September 6 – 10, 2015. Submitted to *IEEE Trans. Appl. Supercond.*, now accessible at: http://arxiv.org/abs/1509.05081.

Circuit Inductances





- Inductance of all microstrips and striplines agrees with the simulations within a few %
- Inductance spreads across 200-mm wafers is less than 3% for all linewidths
- Average inductance per 700-nm via between two layers:

0. 26 pH

Maximum circuit inductance is ~ 1 pH/µm



Coupling Between Stripline Inductors





- $M_{12} = k(L_1 L_2)^{1/2}$ mutual inductance
- Coupling was measured between M6-to-M6 and M5-to-M5 striplines. It agrees reasonably well (within ~ 20%) with 3D inductor simulations (LL program of M. Khapaev)
- In all cases, coupling coefficient k exponentially decreases with increasing spacing between the striplines, s – very sensitive electric test for line spacing



Advanced Process Test Vehicle

- Circuits with 1M JJs require yield of components at 99.999999% levels. A "100%" apparent yield of small (10³) ensembles cannot predict the yield of large circuits
- The most comprehensive (but not the easy) way to test the process is to test the actual digital circuits
- Unfortunately, the answers are received in a binary format "Yes" (works) or "No"
- Need a digital circuit scalable to ~1M JJs as a process benchmark
- Enable access to margins of individual cells in the circuit to see what's wrong
- It cannot be a dc-biased RSFQ or ERSFQ circuit with parallel biasing cannot be scaled to 1M JJs
- We employed a very old (before SFQ) idea: ac-biased, "inhomogeneous" flux shuttle

G.M. Lapir, K.K. Likharev, and V.K. Semenov, Zh. Tekn. Fiz. (1977) and K.K. Likharev, IEEE Trans. Magn. (1977)

V.K. Semenov, Yu. Polyakov, and S.K. Tolpygo, IEEE Trans. Appl. Supercond. (2015)



Flux Shuttle (FSH) Cell



- Write "1" between J1 and J2; fluxon stays there because the induced current is not enough to flip J2
- Apply positive half-period of AC clock; it creates positive bias of J2
- J2 switches and fluxon ("1") is pushed through nonquantizing loop between J2 and J3 into a stable position between J3 and J4
- "1" cannot move further because J4 is negatively biased (current flows up from GND)
- Apply negative half-period of AC clock
- Now current in J4 adds to the circulating current. J4 switches producing an output SFQ pulse
- During the clock cycle, information in FSH cell is shifted by one cell ac-biased shift register cell



Flux Shuttle-Based Shift Register

JTL

(c)



		50 50 50 50
	201 01_0 02_0	

- Meander (snake) configuration
- 64 FSH cells in a row (x-direction), 128 rows (y-direction)
- 64x128 = 8192-bit shift register
- Rows are connected by short JTLs (dcbiased)
- Data propagate to the right (+x-direction) in the odd rows and to the left (-x) in the even rows
- SFQ pulses at the end of each row are transferred in the y-direction to the next row via these JTLs
- There are 7 taps allowing for monitoring the data propagation, using dc-biased Splitters and dc-biased SFQ/DC output converters
- AC-biased and dc-biased cells are used in the same circuit – their data terminals are simply connected
- Total number of JJs is slightly over 32,800

V.K. Semenov, Yu. Polyakov, and S.K. Tolpygo, *IEEE Trans. Appl. Supercond.* (2015)





NU margins



- 8192-bit shift register (128 rows x 64 columns)
- 40 µm x 17 µm cell, 4 JJs per cell
- 32,800+ JJs
- Junction density = 6.10⁵ JJ/cm²
- Fully operational, margins of each cells measured
- Min linewidth: 0.5 µm
- SFQ4ee process, but using only 4 metal layers
- SBU design (V. Semenov)

V.K. Semenov, Yu. Polyakov, and S.K. Tolpygo, *IEEE Trans. Appl. Supercond.* (2015)



Current Benchmarking Circuits



2nd Generation



3rd Generation



• 16,250-bit ShReg

- <u>Status</u>: fabricated, fully operational
- Cell size: 20 μm x 15 μm
- JJ density: 1.33·10⁶ JJ/cm²
- JJ count: 65,000+
- Min linewidth: 0.4 µm
- SFQ412 reticle set
- 36,000-bit ShReg
- Status: fabricated, in test
- Cell size: 20 μm x 15 μm
- JJ density: 1.33·10⁶ JJ/cm²
- JJ count: 144,000+
- Min linewidth: 0.4 µm
- SFQ413 reticle set





Outline

- Introduction
 - MIT-LL Fab description
 - SFQ fabrication process nodes and the roadmap
- SFQ4ee process characterization and highlights
 - Photolithography and junctions
 - Circuit inductors
 - Process benchmarking circuits: AC-biased shift registers
- SFQ5ee process highlights: linewidth reduction to 0.35 µm
 - High-sheet-resistance layer
 - Second resistive layer: sandwich-type interlayer resistors
 - High-kinetic inductance layer (9th superconducting layer)
- Conclusion



SKT

IEEE/CSC & ESAS SUPERCONDUCTIVITY NEWS FORUM (global edition), October 2015. Invited presentation 2A-E-O1 given at EUCAS 2015; Lyon, France, September 6 – 10, 2015. Submitted to IEEE Trans. Appl. Supercond., now accessible at: http://arxiv.org/abs/1509.05081.

Resulting in $A_r \sim A_{J}$

High Sheet Resistance Layer (HSRL)

- Technical need: decrease area occupied by resistors
 - At current DRs ($w = 0.5 \mu m$, $R_s = 2 \Omega/sq$), $A_r \sim 5 \mu m^2$ for a 1- μm^2 JJ (5x JJ area)
- Technical solutions:
 - Increase $R_{\rm s}$ to 6 7 Ω /sq
 - Decrease linewidth to 0. 25 μm
 - Reduce resistor vias area down to ~ 0.3 μ m²
 - Self-shunted JJs ($A_r = 0$)

Implemented MoN_x with low nitrogen content, $T_c < 3$ K





Second Resistive Layer for $m\Omega$ -range Resistors

Miller cell ("C" element)

Very reliable

handshaking

"defluxing"

synchronization and

Sometimes it's useful

Solution: breaking

If faulted, requires complete

superconducting loop with tiny (~ 1 $\mu\Omega$) resistors

Technical need





Possible solutions:

- SFQ circuits are sensitive to flux trapping: external and internally generated flux
- With circuit density increasing, flux trapping may increase due to diminishing distance from flux-trapping moats and inductors and due to reducing size of the moats
- Some SFQ cells are particularly sensitive, e.g., a C-cell
- Breaking some of the superconducting loops by a m Ω -range resistors
- Improving circuit immunity to flux trapping by optimizing moat design and finding critical fields (Vasili Semenov, SBU)
- Reduction of linewidth should reduce flux trapping in circuit traces (but not in ground planes)
- Fab solution: add an extra resistive layer
 - Planar resistor does not give m Ω range
 - Film resistance in a perpendicular to the plane direction (z-direction) can be utilized



Interlayer, Sandwich-Type Resistors





Resistance of an SNS junction: $R = R_s t^2 / A + \rho_c / A$

- A junction (contact) area
- $R_{\rm s}$ sheet resistance of the *N* (resistor) layer
- *t* resistor thickness, >> superconducting coherence length
- $ho_{
 m c}$ interface (contact) resistance of unit area

Typical parameters (*e.g.*, Ti, Mo, MoN_x, W, etc. films):

 $R_{\rm s} = 2 - 6 \,\Omega/{\rm sq}, \ t = 40 \,\rm nm - 80 \,\rm nm$ $RA = 3.2 \,\rm m\Omega\mu m^2 + \rho_c \ {\rm and} \ 1/R = A/(R_{\rm s}t^2 + \rho_c)$

<u>Results</u>

- Implemented with our stud-via technology (Nb pillars as interconnects) and *R*-layer between Nb stud and Nb wiring layer
- Main difficulty: not form a Josephson junction with $I_c > L/\Phi_0$
- RA (specific resist.) measured = 7.9 m $\Omega\mu$ m²
- Interface resistance $\rho_c = 4.7 \text{ m}\Omega\mu\text{m}^2$ after deducting resistive component due to *N*-film of 3.2 m $\Omega\mu\text{m}^2$



Summary on $m\Omega$ -range Resistors



Cross-section of the SFQ5ee process with m Ω -resistor layer, R4, between layers M4 and M5



- Sandwich-type resistors between two Nb layers (SNS junctions) have been realized using our stud-via technology (using Nb pillars as interconnects)
- Standard resistor layer materials (Mo, Pt, Ti, etc.) are fine for the task unless Josephson JJ is formed.
- Extensive tests have been done on perpendicular Mo and MoN_x resistors with t = 40 nm 80 nm; $\pm 25\%$ variation run-to-run is expected fine for the application intended



High-Kinetic-Inductance Layer

- Technical need:
 - Energy-efficient RSFQ requires multiple 100-pH bias inductors replacing bias resistors in RSFQ in order to eleminate static power dissipation
 - Each (geometric) inductor occupies typically ~ 100 μ m² area, L_g < 1 pH/sq
 - No VLSI is possible with such geometric inductors
- Kinetic inductance L_k of thin superconducting films is much larger than their geometric inductance:
 - $L_k = N_{sq} \mu_0 \lambda^2 / d$, λ is magnetic field penetration depth, d film thickness $(d \ll \lambda)$, and N_{sq} number of squares
 - $L_g \sim \mu_0(2\lambda + t)N_{sq}$ for microstrips, where $t \sim d$ is the dielectric thickness
 - If $\lambda \gg d$, $L_k/L_g \sim \lambda/3d \gg 1$ (microstrips and striplines)
 - For a planar coil, $L_k/L_g \sim 2\pi\lambda^2/(dw) >> 1$ if $\lambda >> d$ and $\lambda > w/(2\pi)$
- For practicality: d ~ 35 nm 40 nm, so λ needs to be ~ 400 nm 500 nm
- Area savings: at $L_{\rm k}$ = 10 pH/sq and w = 0.7 µm, $A_{\rm k} \sim A_{\rm g}/20$



HKIL Summary



- Wide selection of materials: nitrides, carbo-nitrides, and silicides of transition metals and alloys have large λ
- Any new material requires additional deposition chamber: Molybdenum (resistors)
- Trade-offs: T_c , I_c , d vs L_k , film stability and uniformity
- Quick screening on unpatterned films using dielectric resonator techniques
- Inductance measurements of fully processed inductors using SQUIDs
- Full process runs with MoN_x HKIL have been done: L_k , I_c , targeting and uniformity measurements



Dielectric Resonator Technique



- Can be used with metallic or dielectric substrates
- Designed for relatively high-power measurements
- Fundamental frequency = 10.7 GHz
- TE₀₁₁ mode
- Unpatterned film, nondestructive test
- Magnetic field parallel to surface, similar to cavity







LINCOLN LABORATORY MASSACHUSETTS INSTITUTE OF TECHNOLOGY \bigotimes

IEEE/CSC & ESAS SUPERCONDUCTIVITY NEWS FORUM (global edition), October 2015. Invited presentation 2A-E-O1 given at EUCAS 2015; Lyon, France, September 6 – 10, 2015. Submitted to *IEEE Trans. Appl. Supercond.*, now accessible at: http://arxiv.org/abs/1509.05081.

Examples of HKIL Results





- For Nb films, the typical frequency shift with T is ~ 1 MHz
- For HKIL, the shifts are ~ 100 MHz, indicating a 100x higher effective penetration depth
- Indeed, at $\lambda_0 = 502$ nm, $\lambda(4.2K) = 512$ nm and

 $λ_{eff} = λ^2/d = 8.5 \mu m$ (vs 81 nm in Nb)

 $L_{\rm k} = \mu_0 \lambda_{\rm eff} = 10.4$ pH/sq, and a 100-pH inductor requires only 10 squares, $A \sim 6 \ \mu m^2$





41 8 September 2015 SKT



Conclusion

- We have developed a fully planarized 8-Nb-layer fabrication process on a tool set of a typical CMOS foundry with 248-nm photolithography \rightarrow transition to 193-nm
- Our SFQ4ee process is high yielding based on extensive PCM data and high yield of operational circuits with 33k, 65k, and 72.8k JJs
- We have demonstrated high uniformity and reproducibility of JJ with diameters down to 500 nm and below, and inductors down to 250 nm, sufficiently high to enable VLSI superconducting circuits with over 10⁶ JJ/cm² at 10 kA/cm² and 20 kA/cm² current densities
- We have also developed the next process node, SFQ5ee (8+1), with an additional layer of m Ω resistors, 6 Ω /sq resistors, and a high-kinetic-inductance layer
- Our goal is a 10-Nb+1 layer planarized process with 180 nm linewidth and 380 nm pitch in 3 years
- VLSI SFQ circuits with > 100,000 JJs will be demonstrated before the end of this year, and with ~ 1,000,000 JJs before the end of this decade
- Many new circuit design, materials, and fabrication process innovations and discoveries will be needed in order to cross over the 10M 20M JJs per circuit barrier
- Design for manufacturability and increasing circuit margins are the key to VLSI of SFQ circuits



An animated PowerPoint version of this presentation is available here.