

University of South-Eastern Norway





Optical pulse-drive and on-chip power splitter for the pulse-driven AC Josephson voltage standard

(Josephson Arbitrary Waveform Synthesizer : JAWS)

<u>O. Kieler</u>¹, B. Karlsen^{2,3}, P. Ohlckers³, E. Bardalen³, M. Akram³, R. Behr¹, H. Tian¹, J. Ireland⁴, J. Williams⁴, H. Malmbekk², J. Kohlmann¹, L. Palafox¹, R. Wendisch¹, R. Gerdau¹

- 1: Physikalisch-Technische Bundesanstalt PTB, Braunschweig, Germany
- 2: Justervesenet JV, Kjeller, Norway
- 3: University of South-Eastern Norway USN, Horten, Norway
- 4: National Physical Laboratory NPL, Teddington, United Kingdom



This work was partly carried out with funding by the European Union within the EMPIR 15SIB04 QuADC and by the German Federal Ministry of Economic Affairs and Energy due to a decision of the German Bundestag (ZIM). The EMPIR is jointly funded by the EMPIR participating countries within EURAMET and the European Union.





1. JAWS basics

2. JAWS at PTB : status quo

3. 5-stacked Josephson junctions arrays

4. optical pulse-drive

5. on-chip power splitter

JAWS : basics (I)





JAWS : basics (II)





Quantum - Standard

- high-precision quantized AC voltage source
- synthesis of arbitrary waveforms

(frequency or time domain)

spectrally pure waveforms (SNR > 130 dBc)

Iarge frequency bandwidth (DC ... MHz)

bandwidth / arbitrary / precision large frequency bandwidth : 1 Hz...1 MHz F JAWS23_3_C1#1 : 12 000 junctions / f_{clock} = 13 GHz 10⁰ 10^{0} 10⁻¹ 10 signal voltage : signal frequency : voltage / V **100 mV RMS** - 10 Hz 10^{-2} 100 Hz 10⁻³ 1000 Hz 10 000 Hz **10**⁻⁴ 100 000 Hz **10**⁻⁵ 1 000 000 Hz **10**⁻⁶ 10⁻⁷ 0.2 0.4 30 40 50 200 600 800 1000 1200 0.0 0.6 2 20 400 10 frequency / kHz waveform : sinus amplitude : 100 mV RMS





1.5 V JAWS-System : 93 000 junctions





2017: 2.25 V RMS demonstrated



Impact 2018 : JAWS applications

12 x CPEM 2018 - contributions with JAWS → coauthor



6 other contributions (2xASC 2018, etc.)

Examples of Activities (@ PTB)

- 1 V JAWS : AC-DC transfer measurements with trans-conductance amplifier (NMIA)
- 2. 1 V JAWS : characterization of Keysight 3458A (SIQ, CEM)
- 3. AC-DC transfer (up to 1 MHz) with Fluke792A in mini-cryostat (VSL)
- 4. Characterization of ADC's (CMI)
- 5. Systematic error analysis (Tubitak)
- 6. Impedance/quadrature bridge (vs. AC-QHE, cryocooler)
- 7. JAWS based µV-Synthesizer (pV/junction)
- 8. JAWS with optical pulse-drive (NPL, JV, VTT)
- 9. JAWS JNT (with PTB Berlin)
- 10. JAWS in cryocooler (INRIM)
- 11. Characterization of Voltage Divider

















...JAWS AND BEYOND...



http://www.listal.com/viewimage/5873313

overview : recent projects / goals



JAWS with higher voltage : 7...10 V RMS

- more Josephson junctions @ chip
- ➢ less chips → less HF-channels @ 300 K
- less HF-crosstalk
- parallel-operation on-chip :
 - optical pulse → photodiodes @ 4.2 K
 - power-splitter on-chip @ 4.2 K



- less complex
- less expensive
- more user-friendly

AIST and NIST : pioneer work !

- Urano, et al., SUST, 2009
- Flowers-Jacobs, et al., IEEE TAS, 2016

=

Yamamori et al., IEEE TAS, 2016

few junctions, work stopped

UNIVEX 450C – Cluster - Sputter - System



2 parameter to optimize : JAWS : $x \approx 20\%$, $d_{NbSi} \approx 30$ nm @ 15 GHz





JJ parameter :

- chain length : 3000...4000 JJ
- Nb_{0.2}Si_{0.8}: deposited by co-sputtering
- > critical current density : $j_c \approx 5 \text{ kA/cm}^2$
- > normal resistance : $R_n \approx 3 \text{ m}\Omega$
- > characteristic voltage : $V_c \approx 10 \ \mu V$

modified fabrication of 5-stacked JJ :

- "window" process adjusted for stacks :
 - resist thickness
 - e-beam dose and proximity correction
 - development times
 - SiO₂ and Nb-Wiring layer thickness
 - implementation of CMP for SiO₂
- RIE-ICP : JJ stacks with steep edges
- PECVD : thick SiO₂ isolation layer
- window etch : in 2 steps !

summary of process :

- > 5 x deposition
- 7 x etching
- 7 x e-beam
- 1 x UV-lithography
- 1 x lift off
- ➤ 6 main fabrication steps → next slide





 \rightarrow clean-room cycle-time 2 wafer : ca. 3 weeks



5-stacked Josephson junctions





F













On-chip power splitter





CPW-CPS splitter : layout





CPW-CPS splitter : fabrication

Design "JAWSTEST 10" :

- chip size: 10 mm × 10 mm
- > 2 arrays @ chip
- ➤ 4 chains @ array
- 500 JJs @ chain
- CPW: 50 Ohm
- > CPW taper









- SNS junctions: Nb_xSi_{1-x}
- standard window process

ЧB







Summary and outlook





optical pulse drive

- Si-carrier chip (SCC) for photodiodes (PD) developed and fabricated
- PD @ SCC by flip-chip established
- easy-mount for optical fiber by glass tube developed
- operation of PD @ SCC and JAWS-chip @ 4.2 K
- spectrally pure unipolar waveforms synthesized
- > next step : bipolar operation and higher integration density of PD's



power splitter

- on-chip CPW-CPS- and Wilkinson-splitter optimized by simulations
- Fabrication of JAWS circuits with up to 3000 3-stacked junctions
- spectrally pure bipolar waveforms with both splitter types
- > next step : more junctions and 2-stage Wilkinson-splitter

PB

Thank you very much for your attention !





Physikalisch-Technische Bundesanstalt Braunschweig and Berlin Bundesallee 100

38116 Braunschweig

Dr. Dr. Oliver Kieler AG 2.41 Josephson Circuit Design Phone : + 49 531 592-2410 E-Mail: oliver.kieler@ptb.de www.ptb.de

