IEEE CSC & ESAS SUPERCONDUCTIVITY NEWS FORUM (global edition), July 2022 Keynote presentation SUPEL-1 given at WOLTE-15, 6-9 June 2022, Matera, Italy (Hybrid).



15th Workshop on Low Temperature Electronics (WOLTE15) Matera, Italy, June 6-9, 2022

Extremely energy-efficient superconductive logic circuits based on adiabatic flux quantum devices

Nobuyuki Yoshikawa

Yokohama National University, Japan



Institute of Advanced Sciences, Yokohama National University

Members in the research unit on "Extremely Energy-Efficient Processors"



Nobuyuki Yoshikawa, PI, IAS Professor Yuki Yamanashi, IAS Associate Professor Naoki Takeuchi, IAS Associate Professor Christopher Ayala, IAS Associate Professor Hideo Suzuki, IAS Researcher Olivia Chen, IAS Assistant Professor Yuxing He, IAS Assistant Professor Lieze Schindler, IAS Assistant Professor Michael Johnston, IAS Researcher Now in Tokyo Now in Southwest City University Jiaotong University



YNU YOKOHAMA National University

2





Overseas members

Thomas Ortlepp, YNU Distinguished professor CiS, Managing Director, Germany



- Background and motivation
- The minimum energy in computation?
 - Laudauer's principle
 - Adiabatic and reversible computing
- Adiabatic quantum flux parametron (AQFP)
- Present research activities of AQFP logic
 - High-performance computing
 - Readout circuit for a superconductor sensor array
 - Interface circuit for a quantum computer
- Reversible quantum flux parametron (RQFP)
- Summary

IEEE CSC & ESAS SUPERCONDUCTIVITY NEWS FORUM (global edition), July 2022 Keynote presentation SUPEL-1 given at WOLTE-15, 6-9 June 2022, Matera, Italy (Hybrid).

Background



IEEE CSC & ESAS SUPERCONDUCTIVITY NEWS FORUM (global edition), July 2022 Keynote presentation SUPEL-1 given at WOLTE-15, 6-9 June 2022, Matera, Italy (Hybrid).

Al is Power Hungry



In 2016 AlphaGo program beat a human professional "Go" player.

AlphaGo	VS
1202 CPUs, 176 GPUs	VS
1 Mega Watt	VS

YNU YOKOHAMA National University

1 human brain

20 Watt, 1 coffee

Energy and Delay of Superconductor Logic



IEEE CSC & ESAS SUPERCONDUCTIVITY NEWS FORUM (global edition), July 2022 Keynote presentation SUPEL-1 given at WOLTE-15, 6-9 June 2022, Matera, Italy (Hybrid).

Minimum Energy in Computation?



Figure 2 Time sequence of potentials starting at A (for a particle known to be near q = 0) and changing continuously to the deep bistable wells at F.

Adiabatic change of the energy potential of logic: Single well → Double well

Minimum energy dissipation when the "entropy" of information decreases: $\sim k_B T \log 2$

R. W. Keyes, R. Landauer, IBM Journal of Research and Development, 14, 152 (1970).

Landauer's Principle



- Equivalence between thermodynamic entropy and information entropy
- For computation reducing the information entropy, the minimum bit energy, $E_{bit} = k_B T \ln 2$, is consumed.
- For computation conserving the information entropy, there is no minimum limit of bit energy in computation.
- In erasure of results in computation, the bit energy is consumed.

R. Landauer, *IBM Journal of Research and Development* 5, 183 (1961).C. H. Bennett, *IBM Journal of Research and Development* 17, 525 (1973).

Verification of the Landauer's Principle using Small Beads



Figure 1 | The erasure protocol used in the experiment. One bit of information stored in a bistable potential is erased by first lowering the central barrier and then applying a tilting force. In the figures, we represent the transition from the initial state, 0 (left-hand well), to the final state, 1 (right-hand well). We do not show the obvious $1 \rightarrow 1$ transition. Indeed the procedure issuch that irrespective of the initial state, the final state of the particle is always 1. The potential curves shown are those measured in our experiment (Methods).

A. Berut et al., Nature, 483, (2012) 187.



Figure 3 | Erasure rate and approach to the Landauer limit. a, Success rate of the erasure cycle as a function of the maximum tilt amplitude, F_{max} , for constant $F_{\text{max}}\tau$. b, Heat distribution P(Q) for transition $0 \rightarrow 1$ with $\tau = 25$ s and $F_{\text{max}} = 1.89 \times 10^{-14}$ N. The solid vertical line indicates the mean dissipated heat, $\langle Q \rangle$, and the dashed vertical line marks the Landauer limit, $\langle Q \rangle_{\text{Landauer}}$. c, Mean dissipated heat for an erasure cycle as a function of protocol duration, τ , measured for three different success rates, r: plus signs, $r \ge 0.90$; crosses, $r \ge 0.85$; circles, $r \ge 0.75$. The horizontal dashed line is the Landauer limit. The continuous line is the fit with the function $[Aexp(-t/\tau_{\rm K}) + 1]B/\tau$, where $\tau_{\rm K}$ is the Kramers time for the low barrier (Methods). Error bars, 1 s.d.

Reversible Computing

- For reversible computation, there is no minimum bound in bit energy.
- The entropy in computation is conserved.
- Logical reversibility is required.
- In addition, physical reversibility or thermodynamical reversibility is required.



R. Landauer, *IBM Journal of Research and Development* 5, 183 (1961).
C. H. Bennett, *IBM Journal of Research and Development* 17, 525 (1973).

Example: Fredkin gate



Truth table of Fredkin gate

Input		Output			
с	р	q	x	у	z
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	1
0	1	1	0	1	1
1	0	0	1	0	0
1	0	1	1	0	1
1	1	0	1	1	0
1	1	1	1	1	1

Injective function

E. Fredkin and T. Toffoli, Int. J. Theor. Phys. 21, 219-253 (1982).

Adiabatic and Reversible Computing

Adiabatic computing



- Potential of the system is changed adiabatically
- No nonadiabatic energy dissipation

$$E_{bit} \propto f_{clock}$$

Reversible computing



- Input data can be calculated from output data.
- Number of input = Number of output
- No change in information entropy

Energy Potential of RSFQ Circuits



Energy Potential of RSFQ Circuits



Operation Principle of Adiabatic Quantum Flux Parametron ¹⁴ (AQFP)

An SFQ is stored in the right or left loop depending on I_{in} .

Potential energy of the gate



Potential energy changes adiabatically during switching.

E. Goto, Pros. 1st RIKEN Symp. Josephson Electronics, 1984.

Operation Principle of Adiabatic Quantum Flux Parametron 15 (AQFP)





Potential energy changes adiabatically during switching.

E. Goto, Pros. 1st RIKEN Symp. Josephson Electronics, 1984.

Operation Principle of Adiabatic Quantum Flux Parametron ¹⁶ (AQFP)



*I*_{out} flows downward.

Potential energy of the gate



Potential energy changes adiabatically during switching.

E. Goto, Pros. 1st RIKEN Symp. Josephson Electronics, 1984.

Operation Principle of Adiabatic Quantum Flux Parametron 17 (AQFP)



*I*_{out} flows upward.

Potential energy of the gate



Potential energy changes adiabatically during switching.

E. Goto, Pros. 1st RIKEN Symp. Josephson Electronics, 1984.

Potential Energy of QFP



Junction Phase vs. Excitation Current of QFP



Bit Energy vs. Rise Time of Excitation Current of AQFP

20



Bit Error Rate (BER) of AQFP at 4.2 K



• When I_c decreases \rightarrow decrease of the barrier height, increase of BER

N. Takeuchi, et. al., Appl. Phys. Lett., 103, 062602 (2013).

Primitive of AQFP Logic

- NOT gate is cost free.
- Majority gate is a basic logic gate.



K. Inoue, et al. IEEE Trans. Appl. Supercond., 23, 1301105 (2013).

Layout of AQFP Basic Cells (AIST Process)



AIST superconductor IC process





4-metal layers Nb/AlO_x/Nb 10 kA/cm² Josephson high-speed standard process (HSTP)

Cell size: 30 µm x 40 µm

Symmetric design reduces the parasitic coupling between the excitation and output inductances.

N. Takeuchi et al., J. Appl. Phys. 117, 173912 (2015).

Layout of AQFP Basic Cells (MIT LL Process)



MIT LL superconductor IC process



MIT LL 8-metal layers Nb/AIO_x/Nb 10 kA/cm² Josephson process

Cell size: 15 µm x 20 µm.

Transformer is placed underneath the AQFP gate.



Y. He, et. al., SUST, 33, 035010 (2020).

Demonstration of AQFP 16b Carry Look-Ahead Adder

INTERTATION INTERTOTICULAR

THE PROPERTY OF THE PROPERTY O

army a litt arrest ar erte ber an

I SEA BUTEEL

<u>IST HST</u>

cated by



T. Tanaka et al., IEICE 105-C, 2022



- Background and motivation
- The minimum energy in computation?
 - Laudauer's principle
 - Adiabatic and reversible computing
- Adiabatic quantum flux parametron (AQFP)
- Present research activities of AQFP logic
 - High-performance computing
 - Readout circuit for a superconductor sensor array
 - Interface circuit for a quantum computer
- Reversible quantum flux parametron (RQFP)
- Summary

Demonstration of AQFP 4b RISC Microprocessor



MANA – Monolithic Adiabatic iNtegration Architecture

- RISC + dataflow (4-bit data, 16-bit instruction)
- 15 aJ/op @ 5GHz

CRAVITY Fabricated by AIST HSTP

- 27 cycles/operation (5.4ns @ 5GHz)
- Nb/AIOx/Nb 10 kA/cm² AIST process
- 21,460 JJs on 1 x 1 cm² chip



Mana

mn

BIT MICROPROC

Execution of Test Program: add/sub + branch



C. Ayala et al., IEEE Journal of Solid-State Circuits, 2020

Measurement of Energy Consumption

8-bit AQFP Cary Look-ahead Adder Inputs A and B 6 5 3 2 0 I_{x1} 8-bit CLA 1/2 100 µm Voltage drivers C_{out} S₇ S₃ S S. S₄ S₂ S₁ S Carry-out and Sum The total junction count: 1,638

Measurement of Power consumption @5 GHz





Takeuchi et al., APL 114 (2019) 042602

Comparison of AQFP and FinFET Inverters

	AQFP	5 nm FinFET (FO3/FO4)	7 nm FinFET (FO3/FO4)
Power Supply	2 mA (AC) + 1 mA (DC)	0.45 V ~ 0.65 V	0.45 V ~ 1 V
Delay (ps)	~10 [1]	??~ 8.3	0.667 ~ 40
Switching Energy (fJ)	~1.4 x 10 ⁻⁶ @ 5 GHz	0.106 ~ 0.291	0.111 ~ 1.317

[1] N. Takeuchi et al., Appl. Phys. Lett., vol. 115, no. 7, p. 072601, Aug. 2019.

AQFP Readout Circuits for SSPD Arrays



- AQFP has high input sensitivity: ~1 µA @4.2 K
- The spatial information of an SSPD array is digitized and encoded by superconductor digital circuits for reducing # of cables.



N. Takeuchi et al., Opt. Express 25 (2017).

SSPD with AQFP readout circuits in a 0.1-W GM cryocooler



Sample-stage temperature: 2.4 K

Measurement of a Single SSPD by AQFP Circuits





 AQFP readout circuit generates a logic-1 pair for an input signal from SSPD.



N. Takeuchi et al., IEEE TAS 29, 2201004 (2019).

Measurement of a Single SSPD by AQFP Circuits



N. Takeuchi et al., IEEE TAS 29, 2201004 (2019).

All-to-All Connected JPO Quantum Annealer



LHZ architecture for all-to-all connectivity



All-to-all connection can be formed by using four-bit unit cells with the four-body interaction. N(N-1)/2 physical bits are necessary to implement N logical bits.

Lechner, Hauke, Zoller Sci. Adv. 2015

Superconductor circuits are used as interface and controller



AQFP Readout Circuits for JPO Qubit





- Background and motivation
- The minimum energy in computation?
 - Laudauer's principle
 - Adiabatic and reversible computing
- Adiabatic quantum flux parametron (AQFP)
- Present research activities of AQFP logic
 - High-performance computing
 - Readout circuit for a superconductor sensor array
 - Interface circuit for a quantum computer
- Reversible quantum flux parametron (RQFP)
- Summary

Reversible QFP (RQFP)

Reversible majority QFP gate



N. Takeuchi, et. al., Scientific Reports 4, 6354 (2014).

Truth table

Input				Outpu	ıt
а	b	С	х	у	z
0	0	0	0	0	0
0	0	1	1	1	0
0	1	0	1	0	1
0	1	1	1	0	0
1	0	0	0	1	1
1	0	1	0	1	0
1	1	0	0	0	1
1	1	1	1	1	1

Injective function

A logically and physically reversible gate can be realized by using Majority and Splitter gates.

Physical Reversibility of RQFP

Reversible majority QFP gate



N. Takeuchi, et. al., Scientific Reports 4, 6354 (2014).

Time reversibility of junction phases



Demonstration of Physical Reversibility





Energy Consumption of RQFP Full Adder



Schematic of 1-bit full adder



The total junction number: 28

Bit energy smaller than k_B7ln2 is possible in RQFP circuits.

T. Yamae et al., SUST, 32, 035005 (2019).

Demonstration of 1-bit RQFP Full Adder





Demonstration of 8-Word by 1-bit RQFP Register File





- The latest research status of superconductive integrated circuit technologies based on adiabatic flux quantum logic were presented.
- AQFP is extremely energy efficient logic.
 - More than 10^5 times less power than that of current CMOS.
- Current research activities using AQFP were introduced.
 - High-performance computers
 - Read-out circuits for superconductor sensor arrays
 - Control circuits for quantum computers
- More energy efficient logic is possible based on Reversible QFP.
 - Bit energy less than $E_{bit} = k_B T \ln 2$ is possible.

IEEE CSC & ESAS SUPERCONDUCTIVITY NEWS FORUM (global edition), July 2022 Keynote presentation SUPEL-1 given at WOLTE-15, 6-9 June 2022, Matera, Italy (Hybrid).

Thank you for your attention!

at Yokohama port