IEEE CSC & ESAS SUPERCONDUCTIVITY NEWS FORUM (global edition), May 2022. Invited presentation ED5-1-INV was given at the International Symposium on Superconductivity, Virtual, December 2, 2021.



34th International Symposium on Superconductivity (ISS 2021) ED5-1-INV

Recent Progress in Adiabatic Quantum-Flux-Parametron Logic

<u>N. Takeuchi^{1,2}</u>, C. L. Ayala², C. Olivia³, N. Yoshikawa² ¹Nat'l Inst. of Advanced Industrial Sci. & Tech. (AIST) ²Yokohama National University ³Tokyo City University

Outline

Introduction to AQFP logic

- Adiabatic switching
- Design methodology

Recent progress in AQFP logic

- Microprocessor
- Single-photon image sensor
- Stochastic electronics

Outline

Introduction to AQFP logic

- Adiabatic switching
- Design methodology

Recent progress in AQFP logic

- Microprocessor
- Single-photon image sensor
- Stochastic electronics

Background

4

Facebook data center in Sweden



- Performance: 27-51 PFLOPS
- Power: 84 MW avg (120 MW max)
- cf. Amagase dam: 92 MW (#4 in Kyoto)

Energy forecast

9,000 terawatt hours (TWh)



N. Jones, Nature 561, 163 (2018).

- Rising power demand for ICT due to IoT, AI, Society 5.0, etc.
- Expected to reach 20.9% of global total power by 2030
- Extremely low-power computing systems required for future ICT

D. S. Holmes, ISS 2013.

Adiabatic quantum-flux-parametron (AQFP)

Operating principle

- Powered by the ac excitation current I_x
- J₁ and J₂ generate the signal current I_s.
- Underdamped high-*J*_c junctions used for low-energy op.

Advantages

- ✓ Low energy dissipation
 - Zero static power
 - Adiabatic switching (~10⁻²¹ J)
- ✓ High sensitivity (GZ < ~1 μ A)
- ✓ Low-current drive (~ mA)

Original QFP: M. Hosoya et al., IEEE TAS. **1** (1991). AQFP: N. Takeuchi et al., Supercond. Sci. Tech. **26** (2013).



Basic gate

5

Non-adiabatic switching		
Logic	CMOS, RSFQ etc.	
Potential change while logic state switches	Abu diamonde Abu diamonde	
Reversible?		
Work by a power supply		
Energy dissipation		

R. W. Keyes, Proc. IEEE 69 (1981).V. V. Zhirnov et al., Proc. IEEE 9 (2003).

Non-adiabatic switching			
Logic	CMOS, RSFQ etc.		
Potential change while logic state switches	figure Barelow (Barelow (Bar		
Reversible?	No		
Work by a power supply	Totally dissipated		
Energy dissipation	$= E_{\rm b} (>> k_{\rm B}T)$		

R. W. Keyes, Proc. IEEE 69 (1981).

V. V. Zhirnov et al., Proc. IEEE 9 (2003).

	Non-adiabatic switching	Adiabatic switching
Logic	CMOS, RSFQ etc.	AQFP, nSQUID, PQ etc.
Potential change while logic state switches	Binergy dissipation 0 Eb 1 State	Abe Initial state
Reversible?	No	
Work by a power supply	Totally dissipated	
Energy dissipation	$= E_{\rm b} (>> k_{\rm B}T)$	

R. W. Keyes et al., IBM J. Res. Dev. **14** (1970). K. Likharev, IEEE Trans. Magn. **13** (1977).

8

	Non-adiabatic switching	Adiabatic switching
Logic	CMOS, RSFQ etc.	AQFP, nSQUID, PQ etc.
Potential change while logic state switches	Abel A contract of the second	Bueld Unitial state
	State	State
Reversible?	No	Yes
Work by a power supply	Totally dissipated	Not dissipated @ quasi-static
Energy dissipation	$= E_{\rm b} (>> k_{\rm B}T)$	<< <i>E</i> _b

R. W. Keyes et al., IBM J. Res. Dev. **14** (1970). K. Likharev, IEEE Trans. Magn. **13** (1977).

9

Switching energy of an AQFP gate

Numerical simulation



N. Takeuchi et al., Phys. Rev. Appl. 4 (2015).

Analytical estimation



Energy scale

Duration time

 τ_{rf} : Rise time of excitation current β_c : McCumber parameter I_c : Critical current of junctions J_c : Critical current density

Switching energy can fall below $k_B T \ln 2$ by lowering frequencies and/or increasing β_c of JJs.

Energy and delay comparison



Energy-delay product (EDP)

11

Logic	EDP (J·s)
CMOS HP	4.4 × 10 ⁻²⁹
RSFQ	6.3×10 ⁻³⁰
AQFP	9.0×10 ⁻³³ (= 14 <i>h</i>)

- CMOS: Inverter, AQFP: Buffer, others: JTL
- $I_c = 50 \ \mu A$ for all supercond. devices
- Delay of RSFQ, ERSFQ, RQL: 3.6 ps
- ERSFQ: 2*I*_cΦ₀ × 2 JJs [Mukhanov, IEEE TAS 21 (2011)]
- RQL: 0.33/_cΦ₀ × 2 JJs [Herr, JAP **109** (2011)]
- LV-HFQ, LV-RSFQ: Li, SuST 34 (2021)
- AQFP: Takeuchi, APL 115 (2019)

AQFP operates with an extremely small EDP.

Minimal logic-gate design







а

Branch



- Gate design based on majority logic: q = ab + bc + ca
- Logic gates designed by placing four types of building blocks: buffer, inverter, constant, branch

N. Takeuchi et al., J. Appl. Phys. 117 (2015).

12

Majority (MAJ)



AND



q = MAJ(a, 0, c)= ac

q





 $= \overline{a}\overline{c} = \overline{(a+c)}$

Clocking schemes

Four-phase clocking



× Latency: 1/4 clock cycle per gate
 ✓ Arbitrary clock frequency

W. Hioe et al., IEEE TAS **5** (1995). N. Takeuchi et al., Supercond. Sci. Tech. **30** (2017).

Delay-line clocking

13



Latency: arbitrary *T* per gate × Do not operate at low frequency

N. Takeuchi et al., Appl. Phys. Lett. 115 (2019).

Circuit design example: Full adder

Schematic diagram



Additional buffers inserted for phase adjustment and multiple fanouts



Layout

Excitation lines designed to be 50 Ω using InductEx

Outline

Introduction to AQFP logic

- Adiabatic switching
- Design methodology

Recent progress in AQFP logic

- Microprocessor

- Single-photon image sensor
- Stochastic electronics

MANA microarchitecture



$\begin{array}{l} MANA - \underline{M}onolithic \ \underline{A}diabatic \\ i\underline{N}tegration \ \underline{A}rchitecture \end{array}$

16

- Goal: Demonstrate AQFP can do both logic and memory
- RISC-like datapath + dataflow-like control
- In-order, single-issue
- 4-bit data word size
- 16-bit instr. word
- Program branching
- \square 21,460 JJs in 1 x 1 cm² chip
- □ 30 fJ/op at RT @ 5 GHz
- □ 4-phase 5 GHz clock
- Latency: 108 clock phases or 27 cycles (5.4 ns @ 5 GHz)

Instruction Buffer, Decode, and Issue (IDI) 5,596 JJs 8 cycles (32 phases) Register File with external I/O (RFX) 8,142 JJs 8 cycles (32 phases) ALU-Shifter (EX) 2,238 JJs 9 cycles (36 phases)

Ctrl buffer, routing, write-back (WB) 5,484 JJs 17 cycles (68 phases) overlapped 2 cycles (8 phases) write-back

MANA prototype chip





- MANA prototype chip
 - Nb/AlO_x/Nb 10 kA/cm² technology
 - All stages integrated together by hand

17

- 1 cm x 1 cm
- Unoptimized clock network
- Wire-bonded
- 21,460 JJs
- Latency: 27 cycles (5.4 ns @ 5 GHz)
- Experiment
 - Low-speed testing
 - 4x16-bit instruction blocks manually loaded to IB of IDI serially
 - 4-bit debug output tapped from WB data
 - C. L. Ayala et al., in VLSI 2020.
 - C. L. Ayala et al., IEEE J. Solid-St. Circ. 56 (2021).

MANA high-speed test



Critical carry-propagate

high-speed test pattern

(1111 + 0001)

B[0] high-speed pseudo-random inp B[3:1] fixed to '0' A[3:0] fixed to '1' High-speed 2.5 GHz (T=400 ps) test

- □ Expected outputs: COUT←B[0]; RES[3:0]←!B[0]
- □ 1 GHz ~ 2.5 GHz operated successfully
- GHz operation unstable
 - Fall-time of output too slow, may need to improve output interface or experimental setup

Reversible computing using AQFP

Reversible QFP (RQFP)

Reversible vs. irreversible 8-bit adders 19



- Reversible circuits can be designed using RQFP gates.
- Dissipation further decreases: -73% @ 1 GHz, -96% @ 100 MHz

Outline

Introduction to AQFP logic

- Adiabatic switching
- Design methodology

Recent progress in AQFP logic

- Microprocessor
- Single-photon image sensor
- Stochastic electronics

Features for detector applications

Low-current operation



- \checkmark AC flux bias
- Many gates can couple to a few common bias lines.
- ✓ Total bias current (2–3 mA) does not increase w/ gate #.

High sensitivity



 Adiabatic switching
 Can switch to the correct state w/ small input current
 Demonstrated a

21

~50 nA sensitivity

N. Takeuchi et al., IEEE TAS 31 (2021).



- Total supply current limited in a compact cryocooler
- Max. supply current: ~200 mA
 - @ 0.1-W GM cooler

H. Terai et al., ASC2014.



- Sensitivity required for NbTiN SSPDs: ~10 μA
- WSi-SSPD: ~1 μA
- TES: less than 1 μA
- cf. Sensitivity of SFQ circ.: 1–10 μA



Original paper: G. N. Gol'tsman et al., Appl. Phys. Lett. **79** (2001).

- Single pixel technology matured; multi-pixel array under development
- Efficient readout scheme required
- AQFP used as an interface for SSPDs to reduce cable #

SSPD

✓ Reduces heat inflow via cables

SSPD array demonstrated using AQFP

V_{rsfq} I_{tmp} MM I_{sqd} R_{tmp} DC/SFQ Voltage driver converter Temporal information **RSFQ** circuits Reset signal 1+log₂N N wires bits Comparator convert V_{aqfp} / encoder generator detectors Voltage driver Comparator SSPD array Parallel-to-serial Binary & flag g Spatial Edge Comparator information Comparator AQFP circuits

AQFP/RSFQ hybrid interface

Setup using a 0.1-W GM cooler







Measurement waveform

- Demonstrated a 4-px SSPD array using an AQFP/RSFQ interface
- All pixels read out with low error rates and low timing jitters

N. Takeuchi et al., Opt. Express 28 (2020).

Outline

Introduction to AQFP logic

- Adiabatic switching
- Design methodology

Recent progress in AQFP logic

- Microprocessor
- Single-photon image sensor
- Stochastic electronics

Stochastic operation using thermal noise

 $\Phi_{ex} = 0$

For large input,

- Logic state switches deterministically.
- Entropy change: $\Delta S = 0$



- Logic state switches stochastically.
- Entropy change: $\Delta S = \beta Q > 0$



✓ Can implement stochastic logic operation via thermal fluctuations ✓ Entropy change ΔS can be controlled by input current amplitude. 25

 $\Phi_{ex} = \Phi_0$

Random number generator

26

AQFP buffer

Simulation



W. Luo et al., IEEE TAS **31** (2021).

An AQFP buffer can be used as a random number generator.

Stochastic local search (SLS) solver 🔀 SFC

AQFP-based SLS solver





Find a vector $\mathbf{x} = (x_1, x_2, x_3, x_4)$ such that $x_i = \text{NOR}(x_{i-1}, x_{i+1})$.

- Demonstrated SLS for a simple logical constraint sat. problem
- Solutions quickly found with moderate fluctuations

N. Takeuchi et al., Phys. Rev. Appl. **11** (2019). M. Aono, Jpn. J. Appl. Phys. **59** (2020).

Solution-search speed meas.





Summary

AQFP: energy-efficient logic device

- $\sim 10^{-21}$ J per gate at 5 GHz due to adiabatic switching
- Majority logic, minimal design, ac flux biasing

Recent Progress in AQFP

- Microprocessor
 - 4-bit prototype demonstrated (ALU tested @ 2.5 GHz)
 - Reversible processor also being developed
- Single-photon image sensor
 - 4-px system demonstrated
- Stochastic electronics
 - Random number generator and SLS solver demonstrated
- For more details, see: N. Takeuchi et al., "Adiabatic Quantum-Flux-Parametron: A Tutorial Review," IEICE Trans. Electron., in press.
- Some of the slides were modified or omitted.

Acknowledgements

- The present study was supported by JSPS KAKENHI (Grants No. JP18H01493, No. JP18H05245, and No. JP19H05614).
- The circuits were fabricated in the Clean Room for Analogdigital superconductiVITY (CRAVITY) at the National Institute of Advanced Industrial Science and Technology (AIST).
- The authors would like to thank C. J. Fourie for providing a 3D inductance extractor, InductEx. The authors would like to thank all the collaborators.