

# Experimental Investigation of ERSFQ Circuit for Parallel Multibit Data Transmission

Timur Filippov, Denis Amparo, Michael Kamkar,  
Jason Walter, Alex Kirichenko, Oleg Mukhanov and  
Igor Vernik

*HYPRES*


*175 Clearbrook Road  
Elmsford, NY 10523 USA*



**HYPRES**

**HSC & FAB**


# Motivation



- ❑ Transmitting parallel data over long distances is a challenging task complicated by
  - 64-bit words
  - Chip-to-chip transmission with chips mounted on MCM
  - High >1 GHz clock rate
- ❑ There is inevitable word misalignment during transmission due to design/fab imperfections
- ❑ Digital data words have to be aligned
- ❑ Clock has to be recovered

# Design Approach



## Long distance clock-recovery scheme for SFQ ballistic transmission





- At the Tx side the data are converted and transmitted in true or complementary form by D-cells and NOT gates
- At the Rx side, all channels are combined by tree of C-elements to restore “all-channel” clock for each word

# Layout: on-chip version

4-bit version of the circuit



16-bit version of the circuit  
laid out at 5x5 mm<sup>2</sup> chip



- ❑ Three versions of the ERSFQ circuit with increased complexity are designed
  - 4-bit, 8-bit, and 16-bit
- ❑ Data is generated by applying clock pulses to dc-switches
- ❑ 16-bit ERSFQ circuit comprises of >3200 JJs with signal distribution over JTLs and PTLs
- ❑ Single bit depth FIFO – D flip-flop
- ❑ Laid out for MIT-LL SFQ5ee process




# Experimental results: on-chip version



- Typical bias margins for on-chip ERSFQ communication circuits

	4-bit	8-bit	16-bit
<b>I<sub>c</sub> (mA)</b>	33.55	119.7	350
<b>Bias low (mA)</b>	26	110.5	299
<b>Bias high (mA)</b>	42.5	140	414
<b>Full margins (+/- %)</b>	24.1	11.8	16.1
<b>EE margins (+/- %)*</b>	12.7	4	7.9



- Functionality test of the on-chip ERSFQ 16-bit communication circuit



\* C. Shawwreh, et al, "Effects of Adaptive dc Biasing on Operational Margins in ERSFQ Circuits," *IEEE Trans. Appl. Supercon.*, 27(4), 1301606, June 2017.



# Layout: chip-to-chip version



- ❑ Fabricated at MIT-LL
- ❑ 16-bit circuit comprises of 3464 JJs with signal distribution over JTLs, PTLs & MCM bumps

- ❑ Fabricated at Hypres
- ❑ Passive carrier (no JJs)



- ❑ MCM bumps with 50  $\mu\text{m}$  pitch
- ❑ Example of test structures: PTLs w/o and with bonding

# MCM assembly



- The MCMs are assembled using Hypres' epoxy- assisted Cu bumps technology
  - The bumps are designed with diameter of 15  $\mu\text{m}$  and pitch of 50  $\mu\text{m}$ .
  - 100% connectivity for 220 signal bumps (each surrounded by 4 GND bumps).



# MCM results: test structures




Flip-chip test structure	Goal(s)	Test results
Single bumps connected to ground	<ol style="list-style-type: none"> <li>To measure current when bias through the bump makes Nb non-superconducting</li> <li>To measure bump resistance</li> </ol>	<ol style="list-style-type: none"> <li>~150mA</li> <li>0.1-0.15 ohm</li> </ol>
Series of 6 bumps	<ol style="list-style-type: none"> <li>To evaluate fidelity of HYPRES MCM assembly</li> <li>To measure bump resistance</li> </ol>	<ol style="list-style-type: none"> <li>100 % connectivity</li> <li>0.1-0.15 ohm</li> </ol>
Arrays of unshunted JJs	To I-V curves measured on-chip and via MCM	I-V curves measured on-flip-chip and via MCM are very similar.
Two PTL structures	To test how SFQ transmission through bumps affects the margins for PTL transmitter (Tx) and receiver(Rx)	Rx margins are unchanged while Tx margins are slightly worse: on-chip 0-7.1 mA; via MCM 0-5.7 mA





# MCM with 16-bit communication circuit: functionality test




## □ Non-repetitive test patterns



- Bias margins (+/- 12%) – similar to the on-chip version of the same circuit

# MCM with 16-bit communication circuit: high speed test

## Test approach\*



"1" = single line  
 "0" = double line on oscilloscope  
 and single line on Octopux



- ❑ A clock signal is applied from the high-frequency generator, the control signals are applied at  $\sim 2\text{MHz}$  from the Octopux. The outputs are measured by the Octopux on the TFF-based SFQ/dc converters.
- ❑ When the output is "0" and no pulses come to the SFQ/dc, the output is a static voltage at 0 or  $V_{\text{max}} \sim 400\mu\text{V}$ . If a high-speed stream of SFQ comes to the SFQ/dc, it oscillates between 0 and  $V_{\text{max}}$  resulting in voltage level at  $V_{\text{max}}/2 \sim 200\mu\text{V}$ .
- ❑ When measured with the Octopux, the "0" is represented with a line either at 0 or  $V_{\text{max}}$ , and "1" – as a line at  $V_{\text{max}}/2$ .
- ❑ This approach does not provide a bit-error rate (BER) and serves as an estimate of the correct high-speed functionality.

**The circuit was operational up to 49 GHz clock frequency in average voltage mode**

\*T. Filippov, A. Sahu, A. Kirichenko, I. Vernik, M. Dorojevets, C. Ayala, O. Mukhanov, *Physics Procedia* 36, pp. 59-65, 2012  
 I. Vernik, A. Kirichenko, O. Mukhanov, and T. Ohki, *IEEE Transactions on Applied Superconductivity* 27 (4), 1301205, 2017



# Conclusion



- ❑ We designed and tested the 4-, 8- and 16-bit on-chip communication circuit
- ❑ We designed, assembled and tested the MCMs with flip-chip with 16-bit chip-to-chip communication circuit
- ❑ The MCM is tested up to 49 GHz clock frequency using average-voltage approach with bias margins of +/- 8%
- ❑ Current version tolerates the transmission word skews of less than clock period
- ❑ Addition of multi-word FIFO enables corrections up to several clock periods
- ❑ Addition of the FIFO allows to support a token-based processor-memory interface



# Acknowledgement



- We thank
  - The MIT-LL and Hypres fabrication teams
  - Coenrad Fourie for his assistance with inductance calculation of MCM bumps using InductEx
  - Andrei Talalaevskii for an expert MCM assembly
  - Vasili Semenov and Gerald Gibson for useful discussions
  
- The research is based upon work supported by the Office of the Director of National Intelligence (ODNI), Intelligence Advanced Research Projects Activity (IARPA). The views and conclusions contained herein are those of the authors and should not be interpreted as necessarily representing the official policies or endorsements, either expressed or implied, of the ODNI, IARPA, or the U.S. Government

