

ISS 2017  
Tokyo  
Dec. 15, 2017

# Cryogenic Digital Electronics - Challenges for Practical Use -

**Akira Fujimaki and Masamitsu Tanaka**  
*Nagoya University*



## Acknowledgment



The authors thank many researchers who gave us the slides.


# Outline

- History of superconducting digital electronics at a glance
- Four challenges for practical use
  - Higher-speed processing and lower power consumption
  - Larger-scale integration
  - Large capacity and/or high-speed cryogenic memories
  - Operation under cryocoolers
- Future prospect
- Summary

# History of SDE for Past 30 Years

## - Circuit Scheme -

- 1960s  
Latching logic  
 **Higher energy-efficiency and/or higher speed**
- 1990s  
Rapid Single Flux Quantum Logic  
 **Higher energy-efficiency and/or higher speed**
- 2010s  
Energy-efficient SFQ



# History of SDE for Past 30 Years - Materials and Devices -

## Materials

- 1960s
    - Lead alloy
  - 1980s
    - Nb
- Higher stability**
- Elevated  $T_c$ ,  
but small  $I_c R_n$  product,  
large spread, and low  
reproducibility**
- HTS ( $\text{YBa}_2\text{Cu}_3\text{O}_y$  etc.)
- 


## Devices

- 1950s
    - Cryotron
  - 1960s
    - Josephson junction
  - 2000s
    - Magnetic Josephson junction  
( $\pi$  junction)
    - Function added**
    - nano-cryotron (nTron)
    - Function added**
- Higher energy-efficiency  
and/or higher speed**
-

## Possible Applications

Application	Advantages	Issues left
Post processing for SC detectors	<ul style="list-style-type: none"><li>➤ No penalty for using low temperature</li><li>➤ Effective multiplexing for reducing the number of cables</li></ul>	<ul style="list-style-type: none"><li>➤ Need larger-scale integration with small power consumption</li></ul>
Digital RF transceivers	<ul style="list-style-type: none"><li>➤ Increased flexibility with high-precision broad-band ADCs and DACs</li></ul>	<ul style="list-style-type: none"><li>➤ Need broadband cryogenic amplifiers for higher performance</li></ul>
High-end servers/ High-performance computers	<ul style="list-style-type: none"><li>➤ High throughput and low power consumption</li><li>➤ Cooling penalty hidden</li></ul>	<ul style="list-style-type: none"><li>➤ Need demonstration of the system</li><li>➤ Need much larger-scale integration with small power consumption</li></ul>
Reconfigurable circuits	<ul style="list-style-type: none"><li>➤ Increased flexibility with high throughput or low latency</li></ul>	<ul style="list-style-type: none"><li>➤ Need much larger-scale integration with small power consumption</li></ul>

## Post Processing of Detectors



1 Mega pixel neutron detector chip


JJ counts : 20000

Made with the special fabrication process based on AIST ADP2.


Collaborative study with Nagoya Univ. AIST and Osaka Pref. Univ.

# Twente, Super ADC

Delta-Sigma modulator was made of the HTS JJs.



**Fig. 11** A first order  $\sigma$ - $\delta$  modulator realized in a multilayer high- $T_c$  technique.



**Fig. 12** Block diagram of the 2nd-order  $\sigma$ - $\delta$ -ADC of the SUPER-ADC project.

## Possible Applications

Application	Advantages	Issues left
Post processing for SC detectors	<ul style="list-style-type: none"><li>➤ No penalty for using low temperature</li><li>➤ Effective multiplexing for reducing the number of cables</li></ul>	<ul style="list-style-type: none"><li>➤ Need larger-scale integration with small power consumption</li></ul>
Digital RF transceivers	<ul style="list-style-type: none"><li>➤ Increased flexibility with high-precision broad-band ADCs and DACs</li></ul>	<ul style="list-style-type: none"><li>➤ Need broadband cryogenic amplifiers for higher performance</li></ul>
High-end servers/ High-performance computers	<ul style="list-style-type: none"><li>➤ High throughput and low power consumption</li><li>➤ Cooling penalty hidden</li></ul>	<ul style="list-style-type: none"><li>➤ Need demonstration of the system</li><li>➤ Need much larger-scale integration with small power consumption</li></ul>
Reconfigurable circuits	<ul style="list-style-type: none"><li>➤ Increased flexibility with high throughput or low latency</li></ul>	<ul style="list-style-type: none"><li>➤ Need much larger-scale integration with small power consumption</li></ul>



# Why SC servers?


Electric power consumed in 100 searches  
in the internet

=

Electric power consumed in ironing a  
shirt



Google  
日本



[イギリス ハーモンスワース](#) · [更新](#)


広告 ビジネス Googleについて

プライバシー 規約 設定



Courtesy of Yoshikawa

## Special Features of SFQ Circuits



- Signal propagation at **the speed of light with small distortion** in interconnects based on waveguides.
- **No recharge process** both in logic operation and interconnects.
- Scaling law




High-speed  
& low power



Suitable to LSIs


# Appealing Feature of SFQ Circuits



# Subjects Done/Doing for High-Speed & Low-Power

- Energy-efficient SFQ circuits
- CAD tools
- Suitable microarchitecture
- Efficient AC-DC converters for dc-powered circuits

## Issue for Energy-Efficiency



$R_b$  is used for providing a constant current to each Josephson junction.

Power consumption at  $R_b$   
 (Static power consumption)

$$P_{bias} = \frac{V_b^2}{R_b} \approx 0.7 I_c V_b$$

Example: DFF  
 $P_{bias} = 1.8 \mu\text{W}$

Power consumption at  $R_s$   
 (Dynamic power consumption)

$$P_{shunt} = f I_c \Phi_0$$

$f$ : operating frequency

Example: DFF  
 $P_{shunt} = 36 \text{ nW}$


Typically,  $I_c \Phi_0 \approx 2 \times 10^{-19} \text{ (J)}$

**Necessity for eliminating static power consumption.**

# Energy-Efficient SFQ Circuits



Bias resistors are replaced with inductors and junctions.

DC-powered circuit  
Ex: ERSFQ (Hypres)



A. Kirichenko, et al., IEEE Trans. Appl. Supercond., **21**, 776(2011).


AC(RF)/DC converter based on superconducting diodes enables energy-efficient power distribution.



# Energy-Efficient Power Distribution


Circuits are driven by ac(rf) bias currents provided through transformers.

AC(RF)-powered Reciprocal  
Quantum Logic (Northrop  
Grumman)



Q. P. Herr, et al., J. Appl.  
Phys., **109**, 103903 (2011).


RF-powered Adiabatic Quantum  
Flux Parametron (Yokohama  
National University)



Measured bit energy : 10 zJ


N. Takeuchi, et. al., Appl. Phys. Lett.,  
102, 052602 (2013).

# History of SFQ Microprocessors



## CORE1 $\alpha$ (2003)

4999 JJs  
15 GHz  
167 M Instructions/s  
1.6 mW



## CORE1 $\beta$ (2006)

10955 JJs  
25 GHz  
1400 Million Operations/s  
3.3 mW




More Powerful

More Energy-  
Efficient



## Recent Topics in SFQ Microprocessor

Bit-serial  $\mu$ P  
**100 GHz**  
 $\mu$ P w/o Memory




**CORE100 (2015)**

3073 JJs  
800 MIPS  
1.0 mW  
800 GIPS/W

**New Fabrication**

Bit-serial  $\mu$ P  
50 GHz  
**Memory Embedded**




**COREe2 (2017)**

10655 JJs  
500 MIPS  
2.4 mW  
210 GIPS/W

**Programs Executed**

**Bit-Parallel ALU**  
50 GHz  
ALU



**GLP (2017)**


4868 JJs  
50 GIPS  
1.4 mW  
36000 GIPS/W

**Gate-Level Pipelining**

# Subjects Done/Doing for Larger-Scale Integration


- Smaller junctions with increased  $J_c$
- Increased number of wiring layers
- Vertical stack of junctions or double active layers
- Introduction of kinetic inductances
- Introduction of magnetic Josephson junctions

# AIST Nb 9-Layer Fabrication Process



Cross section of Nb 9-layer device


Controllability and uniformity of their  $I_c$  have been measured for more than 10 wafers.




Measured  $I_c$  reproducibility

Since  $J_c$  of the process is 10 kA/cm<sup>2</sup>,  
 $I_c$  of the 0.3 µm<sup>2</sup> JJ is 30 µA.

# Magnetic Josephson junctions



$I_c$ - $I_{ctl}$  characteristics ( $\text{Pd}_{89}\text{Ni}_{11}$  9nm 20 $\mu\text{m}$ -sq.)



$I_c$  spread of  $\pi$  junctions is small enough for integration

H. Ito, et al., Appl. Physics Ex. Vol. 18, 033101 (2017)




# Subjects Done/Doing for Large-Capacity and/or High-Speed Memories

- Vortex-transitional memory (Nagasawa Memory)
- JJ-CMOS hybrid memory
- Magnetic-junction-based memories
- nTron-based drivers and sense gates

# Broadband Amplifier





## Nano-cryotrons (nTrons)

- Invented by MIT
- Generate relatively large voltage around 1 V.
- Potentially act as an amplifier with the Gain-Band product of 0.1-1 THz.



Courtesy of Zhao (MIT)

# nTron-based CMOS SRAM Driver




- nTron generates  $V_{SD}$  of 0.2 V.
- nTron can drive the FET of RWL.

# Outline

- History of superconducting digital electronics at a glance
- Four challenges for practical use
  - Higher-speed processing and lower power consumption
  - Larger-scale integration
  - Large capacity cryogenic memories
  - Operation under cryocoolers
- Future prospect
- Summary





# Issues for Larger-Scale Integration



D Flip-Flop: 40 x 80  $\mu\text{m}$   
 (Assuming Min.  $I_c = 50 \mu\text{A}$ )

- Shunt-resistor-free JJs
- ERSFQ/eSFQ  
 (Elimination of resistors)



- High Sheet Inductance (NbN, etc.)
- JJ Stack



8 x 16  $\mu\text{m}$


- Equipment update

2 x 4  $\mu\text{m}$

Line and space: 1  $\mu\text{m}$

0.25  $\mu\text{m}$

# Future Prospects



*J. M. Shalf, et al., Computer, 2015*

*Courtesy of Jie Ren (SIMIT)*

## Summary

- Superconducting digital technology based on the SFQ circuits has greatly advanced in the past 30 years, particularly in the last 10 years.
- I believe SDE technology or SFQ ICs come to the market soon because almost all the issues for practical use have been overcome.