

Acknowledgment The authors thank many researchers who gave us the slides.



ISS 2017, Tokyo

Outline

- History of superconducting digital electronics at a glance
- Four challenges for practical use
 - Higher-speed processing and lower power consumption
 - Larger-scale integration
 - Large capacity and/or high-speed cryogenic memories
 - Operation under cryocoolers
- Future prospect
- Summary



ISS 2017, Tokyo

History of SDE for Past 30 Years - Circuit Scheme -

• 1960s

Latching logic



Higher energy-efficiency and/or higher speed

• 1990s

Rapid Single Flux Quantum Logic



Higher energy-efficiency and/or higher speed

• 2010s

Energy-efficient SFQ





ISS 2017, Tokyo

History of SDE for Past 30 Years - Materials and Devices -

| Materials | Devices |
|--|---|
| 1960s Lead alloy Higher stability 1980s Nb Elevated T_c, but small I_cR_n product, large spread, and low reproducibility HTS (YBa₂Cu₃O_y etc.) | 1950s Cry 1960s Jos 2000s |
| | |

50s Cryotron **Higher energy-efficiency** and/or higher speed 50s Josephson junction

Magnetic Josephson junction (π junction)

Function added

nano-cryotron (nTron) **Function added**



ISS 2017, Tokyo

Possible Applications

| Application | Advantages | Issues left |
|--|--|---|
| Post processing for SC detectors | No penalty for using low temperature Effective multiplexing for reducing the number of cables | Need larger-scale integration with small power consumption |
| Digital RF transceivers | Increased flexibility with high-precision broad-band ADCs and DACs | Need broadband cryogenic amplifiers for higher performance |
| High-end servers/ High-performance computers | High throughput and low power consumption Cooling penalty hidden | Need demonstration of the system Need much larger-scale integration with small power consumption |
| Reconfigurable circuits | Increased flexibility with high throughput or low latency | Need much larger-scale integration with small power consumption |



ISS 2017, Tokyo

Post Processing of Detectors



1 Mega pixel neutron detector chip

JJ counts : 20000

Made with the special fabrication process based on AIST ADP2.

Collaborative study with Nagoya Univ. AIST and Osaka Pref. Univ.



ISS 2017, Tokyo

Twente, Super ADC



Delta-Sigma modulator was made of the HTS JJs.

Fig. 11 A first order σ - δ modulator realized in a multilayer high- \exists technique.



Fig. 12 Block diagram of the 2nd-order σ - δ -ADC of the SUPER-ADC project.

H. Rogalla, IEICE Trans. Electron., E91-C, 272 (2008)



ISS 2017, Tokyo

Possible Applications

| Application | Advantages | Issues left |
|--|--|---|
| Post processing for SC detectors | No penalty for using low temperature Effective multiplexing for reducing the number of cables | Need larger-scale integration with small power consumption |
| Digital RF transceivers | Increased flexibility with high-precision broad-band ADCs and DACs | Need broadband cryogenic amplifiers for higher performance |
| High-end servers/ High-performance computers | High throughput and low power consumption Cooling penalty hidden | Need demonstration of the system Need much larger-scale integration with small power consumption |
| Reconfigurable circuits | Increased flexibility with high throughput or low latency | Need much larger-scale integration with small power consumption |



ISS 2017, Tokyo

Why SC servers?

Electric power consumed in 100 searches in the internet



Electric power consumed in ironing a shirt



広告 ビジネス Googleについて

プライバシー 規約 設定

Courtesy of Yoshikawa



- Scaling law



ISS 2017, Tokyo

Appealing Feature of SFQ Circuits





ISS 2017, Tokyo

Subjects Done/Doing for High-Speed & Low-Power

- Energy-efficient SFQ circuits
- CAD tools
- Suitable microarchitecture
- Efficient AC-DC converters for dc-powered circuits



ISS 2017, Tokyo

Issue for Energy-Efficiency



 $R_{\rm b}$ is used for providing a constant current to each Josephson junction.

Power consumption at R_{b} (Static power consumption)

$$P_{\rm bias} = \frac{V_{\rm b}^2}{R_{\rm b}} \approx 0.7 I_c V$$

Example: DFF
$$P_{\text{bias}} = 1.8 \mu \text{W}$$

Power consumption at R_s (Dynamic power consumption)

 $P_{\rm shunt} = f I_{\rm c} \Phi_0$ f: operating frequency

Example: DFF
$$P_{\text{shunt}} = 36nW$$

Typically, $I_c \Phi_0 \approx 2 \times 10^{-19} (J)$

Necessity for eliminating static power consumption.



ISS 2017, Tokyo

Energy-Efficient SFQ Circuits

Bias resistors are replaced with inductors and junctions.

DC-powered circuit Ex: ERSFQ (Hypres)



A. Kirichenko, et al., IEEE Trans. Appl. Supercond., **21**, 776(2011). AC(RF)/DC converter based on superconducting diodes enables energy-efficient power distribution.





ISS 2017, Tokyo

Energy-Efficient Power Distribution

Circuits are driven by ac(rf) bias currents provided through transformers.

AC(RF)-powered Reciprocal Quantum Logic (Northrop Grumman)



Q. P. Herr, et al., J. Appl. Phys., **109**, 103903 (2011).

RF-powered Adiabatic Quantum Flux Parametron (Yokohama National University)



Measured bit energy : 10 zJ

N. Takeuchi, *et. al.*, Appl. Phys. Lett., 102, 052602 (2013).



ISS 2017, Tokyo

History of SFQ Microprocessors

| | | ADAM . | | | | |
|--|---|--------------|---|-------------|----------------|-----------------|
| | | | | | | |
| | ************ | | | | | |
| | | | | | | |
| 11100000000 | | | | | | |
| 11 BA 20 1 BA | | N DO N N N D | | 111 | | ******* |
| ************************************** | BY YT THE YEAR | | Sold is a Design | | | |
| A CONTRACTOR OF A CONTRACTOR O | | | | | | |
| CONCEPTION OF THE PARTY OF THE | | | CONTRACTOR OF | · MORE · MO | A R DO N A R D | |
| THE PARTY OF THE P | | 10.2000 | 10.100 | -1080-10 | 80.7 8.4 | |
| THE REPORT OF LCC. | | NO + Blanch | 切論的 | | | ****** |
| *************************************** | | | 1 | | | |
| ************************************** | | | | | | ABRENT STREET |
| AND A CONTRACTOR OF THE OWNER OF | ····································· | | STATISTICS. | | | TILL TO BE AVA. |
| " satas raires have ac | | | | | | |
| THERE IT IT ALL AT A | | | | | | STLL WEEK |
| | ····································· | | | | | |
| 1 - Distance in the second | A DESCRIPTION OF THE OWNER OWNER OF THE OWNER OWNER OF THE OWNER | - Decement | STATISTICS. | | | |
| ** * 27 ea 27 ea 27 | AND IN COLUMN | | ALC OF LODGE | | | LTANS |
| | ······································ | | | | | #7.0 ···· |
| and the second sec | States - Lit Calle | | | | | |
| ······································ | BOLLEY - DOLENS | | | | | NT.488 *** |
| | ************* | | STATES IN | | | |
| | | | | 1 HOLE | | ATD B. |
| AND A CONTRACTOR OF A CONTRACT | ppersonaugette | | State of Lot of | | | |
| ASSESSMENT OF ALL OF AL | | | | | | |
| ************ | | | | | | |

CORE1a (2003) 4999 JJs 15 GHz 167 M Instructions/s 1.6 mW







1400 Million Operations/s 3.3 mW









ISS 2017, Tokyo

Subjects Done/Doing for Larger-Scale Integration

- Smaller junctions with increased Jc
- Increased number of wiring layers
- Vertical stack of junctions or double active layers
- Introduction of kinetic inductances
- Introduction of magnetic Josephson junctions



ISS 2017, Tokyo

AIST Nb 9-Layer Fabrication Process



Cross section of Nb 9-layer device

Controllability and uniformity of their I_c have been measured for more than 10 wafers.



Measured I_c reproducibility Since J_c of the process is 10 kA/cm², I_c of the 0.3 μ m² JJ is 30 μ A.

Courtesy of M. Hidaka & S. Nagasawa (AIST)





ISS 2017, Tokyo

Magnetic Josephson junctions





PdNi thickness [nm]

 $I_{\rm c}$ spread of π junctions is small enough for integration

H. Ito, et al., Appl. Physics Ex. Vol. 18, 033101 (2017)



ISS 2017, Tokyo

Subjects Done/Doing for Large-Capacity and/or High-Speed Memories

- Vortex-transitional memory (Nagasawa Memory)
- JJ-CMOS hybrid memory
- Magnetic-junction-based memories
- nTron-based drivers and sense gates



ISS 2017, Tokyo

Broadband Amplifier

Nano-cryotrons (nTrons)

- Invented by MIT
- Generate relatively large voltage around 1 V.
- Potentially act as an amplifier with the Gain-Band product of 0.1-1 THz.



Courtesy of Zhao (MIT)



ISS 2017, Tokyo

nTron-based CMOS SRAM Driver





ISS 2017, Tokyo

Outline

- History of superconducting digital electronics at a glance
- Four challenges for practical use
 - Higher-speed processing and lower power consumption
 - Larger-scale integration
 - Large capacity cryogenic memories
 - Operation under cryocoolers
- Future prospect
- Summary







ISS 2017, Tokyo

Summary

- Superconducting digital technology based on the SFQ circuits has greatly advanced in the past 30 years, particularly in the last 10 years.
- I believe SDE technology or SFQ ICs come to the market soon because almost all the issues for practical use have been overcome.